Top 1981 Asic Design Jobs

Lead ASIC DFT Engineer
Cyient —San Jose, CA
- $80 - $85 an hour
- Full-time
- Analysis skills
- Mentoring
- In-person
Quick Apply
Physical Design Engineer
iTechStack Inc. —Mountain View, CA
- $110,000 - $150,000 a year
- Full-time
- Mid-level
- Master's degree
- In-person
- Health insurance
- Dental insurance
Quick Apply
Electrical design and analysis engineer- FPGA/ ASIC
SSI People —El Segundo, CA
- $83 - $102 an hour
- Contract
- Computer Science
- Bachelor of Science
- Engineering
Quick Apply
2d
Static Timing Analysis Engineer
iTechStack Inc. —San Jose, CA
- $100,000 - $150,000 a year
- Full-time
- 3 years
- Master's degree
- Bachelor's degree
Quick Apply
Sr. ASIC RTL Design Engineer
Everforth —Irvine, CA
- $150,000 - $250,000 a year
- Full-time
- 5 years
- Master's degree
- US work authorization
- Health insurance
- Dental insurance
Quick Apply
11d
ASIC Design Engineer
Sivaltech —Milpitas, CA
- Mid-level
- Bachelor's degree
Digital IC Design Engineer
Microelectronics Research Development Corporation —Colorado
- Mid-level
- C++
- Doctor of Philosophy
ASIC Design Engineer
Career Finders —San Diego, CA
- Mid-level
- Analysis skills
- Electrical Engineering
Design Verification Engineer (remote position)
Correct Designs —Austin, TX
- Contract
- Mid-level
- 3 years
- Analysis skills
- Retirement plan
Quick Apply
ASIC Design Verification Engineer
Positron AI —Remote
- $200,000 - $350,000 a year
- Full-time
- Remote
- Master's degree
- 8 years
- Analysis skills
Quick Apply
ASIC Hardware Engineers
Intellitech Corporation —Rochester, NH
- Mid-level
- Communication skills
Physical Design Engineer
Insilico —San Jose, CA
- Scripting
- Senior level
Quick Apply
Analog Design Engineeer - Neuromodulation
IC Enable —Remote
- Remote
- 7 years
- Analysis skills
- Doctor of Philosophy
- Health insurance
- Dental insurance
Quick Apply
Non-Volatile Memory Circuit Design Engineer
IC Enable —Remote
- Master's degree
- Analysis skills
- Senior level
Quick Apply
Jr. Board Design Engineer
Lewiz communications —San Jose, CA
- Mid-level
- Electrical Engineering
Design Verification Engineer
Insilico —Irvine, CA
- Contract
- Senior level
Quick Apply
ASIC Floorplan Design Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $100,000 - $189,750 a year
- Full-time
- Computer science
- Computer Science
- CAD
ASIC RTL/SoC Design Engineer
TETRAMEM INC —San Jose, CA
- $110,000 - $300,000 a year
- Full-time
- 5 years
- Senior level
- Leadership
Quick Apply
Senior Design Verification Engineer (remote position)
Correct Designs —Austin, TX
- Contract
- 8 years
- Analysis skills
- In-person
- Retirement plan
Quick Apply
ASIC Design Verification Engineer
Avicena Tech —Sunnyvale, CA
- $0 a year
- Full-time
- Mid-level
- 3 years
- Master's degree
Quick Apply

I want to receive the latest job alert for Asic Design

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

Asic Design jobs near

Lead ASIC DFT Engineer

Cyient -
San Jose, CA

Quick Apply

Job Details

Full-time | Contract
$80 - $85 an hour

Qualifications

Analog circuit design
Engineering development testing
Electronics functional testing
Integrated circuits (ICs)
Ramps
Analysis skills
SoC
System architecture design
Simulation tools
Root cause analysis
Test analysis
Python
Debugging
Cross-functional communication

Full Job Description

Title - Lead ASIC DFT Engineer

Location – San Jose, CA.

Duration - Contract

Job Description

Experience

10+ years of hands-on experience in ASIC Design-for-Test (DFT)

Role Summary

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.

Key Responsibilities

Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
Act as a technical escalation point for advanced DFT and post-silicon debug issues.
Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.

Required Skills & Qualifications

Strong hands-on experience in ASIC DFT with end-to-end ownership.
Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
Experience with MBIST implementation and verification; SMS experience preferred.
Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
Proven post-silicon debug and silicon bring-up experience.
Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
Strong communication skills and the ability to work independently with minimal ramp-up.

Preferred Experience

MBIST post-silicon validation.
ATPG simulations and fault coverage debug.
DFT RTL, DFD, DFT verification, and IP-level DFT integration.
DFT SDC creation and DFT timing closure support.
Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
TCL/PERL scripting for DFT automation, reporting, and debug.
Experience working across multiple ASIC technology nodes and complex product development cycles.
Familiarity with yield learning, diagnosis, and manufacturing test optimization.

Pay: $80.00 - $85.00 per hour

Work Location: In person

Quick Apply

Refine Your Search

Asic Design jobs

Lead ASIC DFT Engineer

Physical Design Engineer

Electrical design and analysis engineer- FPGA/ ASIC

Static Timing Analysis Engineer

Sr. ASIC RTL Design Engineer

ASIC Design Engineer

Digital IC Design Engineer

ASIC Design Engineer

Design Verification Engineer (remote position)

ASIC Design Verification Engineer

ASIC Hardware Engineers

Physical Design Engineer

Analog Design Engineeer - Neuromodulation

Non-Volatile Memory Circuit Design Engineer

Jr. Board Design Engineer

Design Verification Engineer

ASIC Floorplan Design Engineer - New College Grad 2026

ASIC RTL/SoC Design Engineer

Senior Design Verification Engineer (remote position)

ASIC Design Verification Engineer

I want to receive the latest job alert for Asic Design

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected