Top 1314 Asic Verification Engineer Jobs

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Design Verification Engineer (remote position)
Correct Designs —Austin, TX
- Contract
- Mid-level
- 3 years
- Analysis skills
- Retirement plan
Quick Apply
ASIC Design Verification Engineer
Positron AI —Remote
- $200,000 - $350,000 a year
- Full-time
- Remote
- Master's degree
- 8 years
- Analysis skills
Quick Apply
Design Verification Engineer
Insilico —Irvine, CA
- Contract
- Senior level
Quick Apply
Design Verification Engineer - SoC
Etched —San Jose, CA
- $150,000 - $275,000 a year
- Full-time
- Mid-level
- Office
- Analysis skills
- Health insurance
- Dental insurance
ASIC verification Engineer
PTEC Solutions —San Jose, CA
- Mid-level
- 4 years
Verification Engineer
Delos Data Inc —Palo Alto, CA
- $160,000 - $220,000 a year
- Full-time
- Remote
- 7 years
- Master's degree
- Analysis skills
- 401(k)
Quick Apply
Senior Verification Engineer
Atria Logic —Sunnyvale, CA
- Senior level
- Communication skills
SoC Verification Engineer
Insilico —Austin, TX
- Contract
- Mid-level
Quick Apply
ASIC/SoC Design Verification Engineer
TETRAMEM INC —San Jose, CA
- $110,000 - $300,000 a year
- Full-time
- 3 years
- Senior level
- Leadership
Quick Apply
ASIC Design Engineer
Sivaltech —Milpitas, CA
- Mid-level
- Bachelor's degree
ASIC Verification Engineer - New College Grad 2026
NVIDIA —Austin, TX
- $100,000 - $189,750 a year
- Full-time
- Computer science
- Computer Science
- Bachelor of Science
ASIC Verification Engineer
Cognysync —Dallas, TX
- Email
- Analysis skills
- Senior level
- Communication skills
Pre-Silicon Verification Engineer for AI
Majestic Labs —Los Altos, CA
- Computer Science
- 5 years
- Master's degree
Quick Apply
Senior Design Verification Engineer (remote position)
Correct Designs —Austin, TX
- Contract
- 8 years
- Analysis skills
- In-person
- Retirement plan
Quick Apply
ASIC Design Verification Engineer
K2 Space —Remote
- $130,000 - $200,000 a year
- Remote
- Bachelor of Science
- 3 years
- Senior level
- Paid parental leave
- Health insurance
ASIC Design Verification Engineer
Avicena Tech —Sunnyvale, CA
- $0 a year
- Full-time
- Mid-level
- 3 years
- Master's degree
Quick Apply
ASIC Verification Engineer
Capgemini —Seattle, WA
- $76,200 - $187,740 a year
- Full-time
- Remote
- 5 years
- Senior level
- Communication skills
- Paid holidays
- Disability insurance
Cell Modeling and Verification Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $100,000 - $189,750 a year
- Full-time
- Mid-level
- Master's degree
- Electrical Engineering
FPGA Design Verification Engineer
UST —Mountain View, CA
- $101,000 - $152,000 a year
- Mid-level
- Master's degree
- Fair chance
- Paid jury duty
- Health savings account
Quick Apply

I want to receive the latest job alert for Asic Verification Engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

Asic Verification Engineer jobs near

Design Verification Engineer jobs in Remote

Verification Engineer jobs in Seattle, WA

Design Verification Engineer jobs in San Jose, CA

Design Engineer jobs in Milpitas, CA

Verification Engineer jobs in Dallas, TX

Verification Engineer jobs in San Jose, CA

Verification Engineer jobs in Santa Clara, CA

Verification Engineer jobs in Austin, TX

Verification Engineer jobs in Palo Alto, CA

Design Verification Engineer jobs in Mountain View, CA

Design Verification Engineer jobs in Chandler, AZ

Graphic Design jobs in Metairie, LA

Remote Medical Insurance Verification jobs in California

Design Verification Engineer jobs in California

Design Verification Engineer jobs in North Chicago, IL

Design Verification Engineer jobs in Maynard, MA

Design Verification Engineer jobs in Santa Clara, CA

Interior Design jobs in Houston, TX

Design Verification Engineer jobs in Raleigh, NC

Aerospace Engineer jobs in California

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

General Dynamics Mission Systems, Inc -
Scottsdale, AZ

Apply Now

Job Details

Full-time
$135,396 - $150,205 a year

Qualifications

Verification (System development task)
Metrics Reporting
Technical report writing
Debugging
Test Planning (Quality assurance practices)

Full Job Description

Basic Qualifications :

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a minimum of 3 years of relevant experience.

CLEARANCE REQUIREMENTS: Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position:

What You'll Do

Take ownership, lead, develop and maintain UVM-based and non-UVM-based verification environments for complex FPGA designs including cryptographic engines, protocol interfaces, and system-level integration testbenches
Create comprehensive verification plans with functional coverage models, coverage goals, and closure criteria aligned to design specifications
Implement constrained-random stimulus generators, monitors, scoreboards, and functional coverage collectors using SystemVerilog, VHDL and UVM
Drive code coverage (statement, branch, condition, expression, toggle) and functional coverage to closure, analyzing coverage holes and developing targeted stimulus to fill gaps
Develop and maintain automated simulation regression suites that run across multiple test configurations and random seeds
- including nightly regression runs, coverage trend tracking, and automated results reporting using Jenkins, GitLab CI, or similar platforms
Perform assertion-based verification (ABV) using SystemVerilog Assertions (SVA) to capture protocol rules, interface contracts, and design invariants
Debug complex design issues using waveform analysis (QuestaSim, Vivado), assertion failures, and coverage-driven investigation
Collaborate closely with FPGA design engineers during architecture definition to ensure designs are verification-friendly and observable
Review and contribute to design specifications, interface control documents, and verification closure reports
Mentor junior verification engineers on UVM methodology, coverage-driven verification practices, and debugging techniques
Support formal verification activities including property checking, connectivity verification, and equivalence checking where applicable

Required Qualifications

Strong proficiency in SystemVerilog for verification, VHDL for verification including constrained-random stimulus, functional coverage, and assertions
Hands-on experience with UVM (Universal Verification Methodology) including environment architecture, component development, and sequence libraries
Experience with industry-standard simulation tools: QuestaSim/ModelSim Simulators
Demonstrated ability to develop verification plans, define coverage models, and drive coverage to closure
Experience with code coverage metrics (statement, branch, condition, expression, toggle) and coverage analysis workflows
Proficiency in VHDL and/or Verilog for reading and understanding design RTL
Experience with waveform debugging and signal-level analysis
Understanding of AXI-Stream, AXI4, and similar on-chip bus protocols from a verification perspective
Knowledge of clock domain crossing (CDC) verification concepts and metastability analysis
Strong written and verbal communication skills for verification plans, coverage reports, and technical presentations
S. Citizenship and ability to obtain/maintain a Secret security clearance

Preferred Qualifications

Experience verifying cryptographic hardware implementations (AES, GCM, SHA, ECC, RSA, or similar)
- including automated regression management, seed management, and coverage merging
Proficiency in scripting languages (Python, Tcl, Bash, Perl) for verification automation, log parsing, and results analysis
Experience with Xilinx Vivado Design Suite and FPGA-specific verification challenges (timing simulation, post-synthesis/post-route verification)
Knowledge of CDC analysis tools (Questa CDC) and lint/design rule checking tools
Experience with emulation or prototyping platforms for hardware-in-the-loop verification
Knowledge of AXI protocol specification and Questa verification IP (QVIP) usage for protocol compliance checking
Experience with version control (Git), code review processes, and collaborative development workflows

Salary Note: This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range: USD $135,396.00 - USD $150,205.00 /Yr. Company Overview:

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Apply Now

Refine Your Search

Asic Verification Engineer jobs

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

Design Verification Engineer (remote position)

ASIC Design Verification Engineer

Design Verification Engineer

Design Verification Engineer - SoC

ASIC verification Engineer

Verification Engineer

Senior Verification Engineer

SoC Verification Engineer

ASIC/SoC Design Verification Engineer

ASIC Design Engineer

ASIC Verification Engineer - New College Grad 2026

ASIC Verification Engineer

Pre-Silicon Verification Engineer for AI

Senior Design Verification Engineer (remote position)

ASIC Design Verification Engineer

ASIC Design Verification Engineer

ASIC Verification Engineer

Cell Modeling and Verification Engineer - New College Grad 2026

FPGA Design Verification Engineer

I want to receive the latest job alert for Asic Verification Engineer

Related Searches

Explore jobs in more locations

What You'll Do

Required Qualifications

Preferred Qualifications

Job Seeker Tools

Employer Tools

Browse

Stay Connected