Top 1297 Asic Verification Engineer Jobs

Lead ASIC DFT Engineer
Cyient —San Jose, CA
- $80 - $85 an hour
- Full-time
- Analysis skills
- Mentoring
- In-person
Quick Apply
FPGA/ASIC Verification Engineer
Grammar LLC —Rochester, NY
- $90,500 - $197,500 a year
- 8 hour shift
- Java
- Bachelor's degree
- Linux
- Paid holidays
- Disability insurance
Quick Apply
Senior Electrical Engineer - ASIC/FPGA Verification (Onsite)
Collins Aerospace —Cedar Rapids, IA
- $86,800 - $165,200 a year
- Full-time
- 3 years
- Scripting
- In-person
- Paid holidays
- Loan repayment program
ASIC Verification Engineer (Python/Cocotb)
Oxford Global Resources —Burlingame, CA
- $80 - $90 an hour
- Full-time
- Hybrid work
- In-person
- Senior level
- Python
- Health insurance
- Dental insurance
Quick Apply
ASIC RTL Design Engineer
Oxford Global Resources —Burlingame, CA
- $83 - $93 an hour
- Full-time
- Hybrid work
- In-person
- Senior level
- Health insurance
- Dental insurance
Quick Apply
Infrastructure Verification Engineer
TechBiz Global GmbH —Redmond, WA
- Full-time
- Remote
- Mid-level
- Analysis skills
- Linux
Quick Apply
ASIC Verification Engineer
Cognysync —Dallas, TX
- Email
- Analysis skills
- Senior level
- Communication skills
ASIC Verification Engineer
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- Computer science
- Computer Science
- Research
ASIC Verification Engineer
Capgemini Sogeti —Seattle, WA
- $76,200 - $187,740 a year
- Full-time
- Remote
- 5 years
- Senior level
- Communication skills
- Paid holidays
- Disability insurance
12d
ASIC Design Verification Engineer (Remote)
Encore Semi, Inc. —Hillsboro, OR
- $120,000 - $135,000 a year
- Full-time
- Remote
- Computer Science
- Mid-level
- Master's degree
- AD&D insurance
- Paid holidays
4d
ASIC verification Engineer
PTEC Solutions —San Jose, CA
- Mid-level
- 4 years
ASIC Design Verification Engineer (Remote )
Encore Semi, Inc. —Burlington, VT
- $120,000 - $135,000 a year
- Full-time
- Remote
- Computer Science
- Mid-level
- Master's degree
- AD&D insurance
- Paid holidays
4d
Verification Engineer
Delos Data Inc —Palo Alto, CA
- $160,000 - $220,000 a year
- Full-time
- Remote
- 7 years
- Master's degree
- Analysis skills
- 401(k)
Quick Apply
FPGA Design Manager / Section Lead
BAE Systems Inc. —Totowa, NJ
- $153,377 - $260,743 a year
- Full-time
- Hybrid work
- Microsoft Word
- Computer Science
- Master's degree
- Health savings account
- Paid holidays
Principal Digital Engineer - 1653
ASD —Woodland Hills, CA
- $95 - $108 an hour
- Full-time
- Background check
- Master's degree
- Bachelor's degree
- Relocation assistance
Quick Apply
23h
Advanced ASIC FPGA Engineer
General Dynamics Mission Systems, Inc —Pittsfield, MA
- $128,854 - $142,947 a year
- Full-time
- Data analysis skills
- Research
- 3 years
Senior Principal ASIC FPGA Engineer
General Dynamics Mission Systems, Inc —Boise, ID
- $191,146 - $212,053 a year
- Full-time
- Hybrid work
- Research
- Master's degree
- 8 years
Senior ASIC Digital Design Engineer
General Dynamics Mission Systems, Inc —Annapolis Junction, MD
- $142,166 - $150,000 a year
- Full-time
- Hybrid work
- Computer Science
- 3 years
- Master's degree
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Principal ASIC Architect - Memory Systems & AI Interconnects
Everforth —South Boston, MA
- $200,000 - $300,000 a year
- Full-time
- Computer Science
- System design
- Doctor of Philosophy
- Relocation assistance
- Health insurance
14d

I want to receive the latest job alert for Asic Verification Engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

Asic Verification Engineer jobs near

Verification Engineer jobs in Redmond, WA

Verification Engineer jobs in Palo Alto, CA

Design Verification Engineer jobs in Hillsboro, OR

Verification Engineer jobs in Seattle, WA

Verification Engineer jobs in Santa Clara, CA

Senior Electrical Engineer jobs in Cedar Rapids, IA

Fpga Engineer jobs in Boise, ID

Fpga Engineer jobs in Rochester, NY

Verification Engineer jobs in Dallas, TX

Design Engineer jobs in Palo Alto, CA

Verification Engineer jobs in San Jose, CA

Verification Engineer jobs in Minnesota

Computer Engineer jobs in Nashville, TN

Remote Medical Insurance Verification jobs in California

Asic Verification jobs in Remote

Remote Verification jobs in Phoenix, AZ

Verification Engineer jobs in Chicago, IL

Verification Engineer jobs in California

Verification Engineer jobs in Irvine, CA

Verification Engineer jobs in Marlborough, MA

Lead ASIC DFT Engineer

Cyient -
San Jose, CA

Quick Apply

Job Details

Full-time | Contract
$80 - $85 an hour

Qualifications

Analog circuit design
Engineering development testing
Electronics functional testing
Integrated circuits (ICs)
Ramps
Analysis skills
SoC
System architecture design
Simulation tools
Root cause analysis
Test analysis
Python
Debugging
Cross-functional communication

Full Job Description

Title - Lead ASIC DFT Engineer

Location – San Jose, CA.

Duration - Contract

Job Description

Experience

10+ years of hands-on experience in ASIC Design-for-Test (DFT)

Role Summary

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.

Key Responsibilities

Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
Act as a technical escalation point for advanced DFT and post-silicon debug issues.
Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.

Required Skills & Qualifications

Strong hands-on experience in ASIC DFT with end-to-end ownership.
Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
Experience with MBIST implementation and verification; SMS experience preferred.
Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
Proven post-silicon debug and silicon bring-up experience.
Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
Strong communication skills and the ability to work independently with minimal ramp-up.

Preferred Experience

MBIST post-silicon validation.
ATPG simulations and fault coverage debug.
DFT RTL, DFD, DFT verification, and IP-level DFT integration.
DFT SDC creation and DFT timing closure support.
Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
TCL/PERL scripting for DFT automation, reporting, and debug.
Experience working across multiple ASIC technology nodes and complex product development cycles.
Familiarity with yield learning, diagnosis, and manufacturing test optimization.

Pay: $80.00 - $85.00 per hour

Work Location: In person

Quick Apply

Refine Your Search

Asic Verification Engineer jobs

Lead ASIC DFT Engineer

FPGA/ASIC Verification Engineer

Senior Electrical Engineer - ASIC/FPGA Verification (Onsite)

ASIC Verification Engineer (Python/Cocotb)

ASIC RTL Design Engineer

Infrastructure Verification Engineer

ASIC Verification Engineer

ASIC Verification Engineer

ASIC Verification Engineer

ASIC Design Verification Engineer (Remote)

ASIC verification Engineer

ASIC Design Verification Engineer (Remote )

Verification Engineer

FPGA Design Manager / Section Lead

Principal Digital Engineer - 1653

Advanced ASIC FPGA Engineer

Senior Principal ASIC FPGA Engineer

Senior ASIC Digital Design Engineer

Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions

Principal ASIC Architect - Memory Systems & AI Interconnects

I want to receive the latest job alert for Asic Verification Engineer

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected