Top 94315 Engineer, Asic Design Jobs

Senior ASIC Digital Design Engineer
General Dynamics Mission Systems, Inc —Annapolis Junction, MD
- $142,166 - $150,000 a year
- Full-time
- Hybrid work
- Computer Science
- 3 years
- Master's degree
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Senior FPGA / ASIC Design Assurance Engineer
Cyient —Melbourne, FL
- $101,037.27 - $121,679.30 a year
- Full-time
- Background check
- Computer Science
- 8 years
- Health savings account
- Relocation assistance
Quick Apply
13d
Power Design Engineer
The Judge Group —Rolling Meadows, IL
- $80 - $115 an hour
- Full-time
- Laboratory experience
- Mid-level
- Master's degree
Quick Apply
Advanced FPGA & ASIC Engineer with strong RTL (Verilog/SystemVerilog)
Revolution Technologies, LLC —Minneapolis, MN
- $82 - $90 an hour
- Contract
- Background check
- Master's degree
- Analysis skills
- Health insurance
- Dental insurance
Quick Apply
ASIC Design Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $100,000 - $189,750 a year
- Full-time
- Computer science
- Computer Science
- Bachelor of Science
4d
ASIC Design Verification Engineer
Positron AI —Remote
- $200,000 - $350,000 a year
- Full-time
- Remote
- Master's degree
- 8 years
- Analysis skills
Quick Apply
ASIC Clocks Design Engineer - New College Grad 2026
NVIDIA —Austin, TX
- $100,000 - $189,750 a year
- Full-time
- Mid-level
- Electrical Engineering
ASIC Floorplan Design Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $100,000 - $189,750 a year
- Full-time
- Computer science
- Computer Science
- CAD
ASIC Design Verification Engineer (Remote)
Encore Semi, Inc. —Dallas, TX
- $120,000 - $135,000 a year
- Full-time
- Remote
- Computer Science
- Mid-level
- Master's degree
- AD&D insurance
- Paid holidays
4d
ASIC Design Engineer Graduate (Video Silicon IP) - 2026 Start (BS/MS)
ByteDance —San Jose, CA
- $122,574 - $256,000 a year
- Multiple hires
- Computer Science
- Bachelor of Science
- Master's degree
- Paid parental leave
- Paid holidays
ASIC Digital Design, Principal Engineer
Synopsys —Austin, TX
- $166,000 - $249,000 a year
- Analysis skills
- Continuous improvement
- Mentoring
Senior ASIC Design Engineer
NVIDIA —Santa Clara, CA
- $136,000 - $264,500 a year
- Full-time
- Hybrid work
- Computer science
- Computer Science
- 5 years
7d
ASIC Design Engineer
Blue Origin —Central, TX
- Full-time
- Background check
- Bachelor of Science
- DOT physical examination
- Paid parental leave
- Paid holidays
ASIC Digital Design, Sr Staff Engineer
Synopsys —Boxborough, MA
- $138,000 - $208,000 a year
- Data analysis skills
- Master's degree
- Analysis skills
ASIC Design Engineer
Sivaltech —Milpitas, CA
- Mid-level
- Bachelor's degree
ASIC Digital Design, Staff Engineer
Synopsys —Austin, TX
- $114,000 - $170,000 a year
- Master's degree
- Analysis skills
- Continuous improvement
ASIC Design Engineer - Neural Engine DMA
Apple —Sunnyvale, CA
- $129,300 - $194,700 a year
- Bachelor's degree
- Entry level
- Under 1 year
- Employee stock purchase plan
- Health insurance
10d
ASIC Design and Integration Engineer
Apple —Beaverton, OR
- $184,700 - $324,800 a year
- Bachelor of Science
- 8 years
- Analysis skills
- Employee stock purchase plan
- Health insurance
ASIC Design Verification Engineer (Santa Clara, CA)
Qualcomm —Austin, TX
- $126,700 - $190,100 a year
- Engineering
- Mid-level
- 3 years

I want to receive the latest job alert for Engineer, Asic Design

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

Engineer, Asic Design jobs near

Senior ASIC Digital Design Engineer

General Dynamics Mission Systems, Inc -
Annapolis Junction, MD

Apply Now

Job Details

Full-time
$142,166 - $150,000 a year

Qualifications

AI use case identification
Systems integration
Computer Science
Bachelor's degree in electrical engineering
Verification (System development task)
Team leadership
FPGA
AI integration
Engineering process optimization
VHDL
3 years
Master's degree
Verilog
System design for system development
Collaboration with product development teams
Analysis skills
Bachelor's degree in engineering
Continuous improvement
Design development
Mentoring
Design engineering
Computer Engineering
Security systems
Leading team collaboration initiatives
Engineering product development
System development
FPGA circuit design
Bachelor's degree in mathematics
Senior level
Electrical Engineering

Full Job Description

Basic Qualifications :

Education Requirements:

Requires a Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field. Also requires 5+ years of job-related experience, or a Master's degree plus 3 years of job-related experience.

Clearance Requirements:

Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position:

Knowledge, Skills and Abilities:

What You’ll Get to Do:

Lead a team of digital design engineers to create a security system on a chip.
Collaborate with team members and across teams to explore and clearly identify real problems and solutions.
Develop and define the microarchitecture of new IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions.
Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages.
Integrate complex systems that instantiate both the organization's and third party IP.
Contribute to all aspects of design success from specification to production.
Apply our state-of-the-art IP to ASIC and FPGA products in the real world.
Define and improve high-quality design methods and processes.
Mentor and guide other ASIC design engineers.
Identifies opportunities to apply AI for continuous improvement and innovation.

Knowledge, Skills and Abilities:

Solid technical background with at least 5 years of experience in FPGA or ASIC product development
Team leadership experience.
Ability to communicate clearly in person and in written documentation
Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
Strong analytical and problem solving skills
Extreme attention to detail
A willingness to roll up one’s sleeves to get the job done
Skilled at working effectively with cross functional teams

#LI-Hybrid

Salary Note: This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range: USD $142,166.00 - USD $150,000.00 /Yr. Company Overview:

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Apply Now

Refine Your Search

Engineer, Asic Design jobs

Senior ASIC Digital Design Engineer

Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions

Senior FPGA / ASIC Design Assurance Engineer

Power Design Engineer

Advanced FPGA & ASIC Engineer with strong RTL (Verilog/SystemVerilog)

ASIC Design Engineer - New College Grad 2026

ASIC Design Verification Engineer

ASIC Clocks Design Engineer - New College Grad 2026

ASIC Floorplan Design Engineer - New College Grad 2026

ASIC Design Verification Engineer (Remote)

ASIC Design Engineer Graduate (Video Silicon IP) - 2026 Start (BS/MS)

ASIC Digital Design, Principal Engineer

Senior ASIC Design Engineer

ASIC Design Engineer

ASIC Digital Design, Sr Staff Engineer

ASIC Design Engineer

ASIC Digital Design, Staff Engineer

ASIC Design Engineer - Neural Engine DMA

ASIC Design and Integration Engineer

ASIC Design Verification Engineer (Santa Clara, CA)

I want to receive the latest job alert for Engineer, Asic Design

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected