Top 72 ISP Hardware Tech Jobs

SoC Digital Design Engineer, Multimedia Lab
TikTok —San Jose, CA
- $156,000 - $316,800 a year
- Computer Science
- Mid-level
- Analysis skills
- Paid parental leave
- Paid holidays
Senior SoC Digital Design Engineer, Multimedia Lab
TikTok —San Jose, CA
- $212,800 - $450,000 a year
- Computer Science
- 3 years
- Analysis skills
- Paid parental leave
- Paid holidays
IT Specialist
Dick's Drive-Ins, Ltd., L.P. —Seattle, WA
- $80,000 - $100,000 a year
- Full-time
- Mid-level
- Ability to lift 50 pounds
- Quick service & fast food restaurant
- Mileage reimbursement
Quick Apply
Sr Desktop Support Tech
Software Technology Inc —Richmond, VA
- Senior level
- Communication skills
Quick Apply
Software Engineer - Qualcomm Advanced Robotics Team - Multiple levels
Qualcomm —Santa Clara, CA
- $180,600 - $271,000 a year
- Computer science
- Computer Science
- Bachelor of Science
Director of Instructional Technology
Longleaf School of the Arts —Raleigh, NC
- Full-time
- School experience
- Google Workspace
- Mid-level
Image Sensor Digital Design Lead - PICO - SanJose
ByteDance —San Jose, CA
- $212,800 - $450,000 a year
- Computer Science
- 5 years
- Master's degree
- Paid parental leave
- Paid holidays
Network Acquisition Manager - AMER
ByteDance —Los Angeles, CA
- $109,440 - $273,600 a year
- Mid-level
- 3 years
- Bachelor's degree
- Paid parental leave
- Paid holidays
Vision Algorithm Engineer - PICO Lab - San Jose
ByteDance —San Jose, CA
- $212,800 - $450,000 a year
- 5 years
- Master's degree
- C++
- Paid parental leave
- Paid holidays
Field Technician I - (Kiosk and Hardware Support) - Reno
Caesars Entertainment —Reno, NV
- Background check
- Clean driving record
- Pass drug screening
- On-the-job training
11d
Technology Support Technician
Hawai'i Island Community Health Center —Kailua-Kona, HI
- $24.65 - $33.35 an hour
- Full-time
- Mid-level
- High school diploma or GED
- Clinic
- Flexible schedule
Quick Apply
Lead Firmware Engineer - Android/Linux BSP
Crestron Electronics Inc. —Plano, TX
- $132,000 - $214,000 a year
- Full-time
- 6 years
- Computer Science
- Bachelor of Science
- Paid holidays
- Disability insurance
ASIC Design Engineer (Video Silicon IP) - Multimedia Lab
ByteDance —San Jose, CA
- $156,000 - $316,800 a year
- Mid-level
- C++
- Doctor of Philosophy
- Paid parental leave
- Paid holidays
Tier II Engineer
Hotwire Communications, LTD —Fort Lauderdale, FL
- Remote
- Writing skills
- Mid-level
- Residential
- Paid parental leave
- Paid holidays
Quick Apply
4d
Industrial Security CSSO/CPSO, Washington DC
OpenAI —Washington, DC
- $182,700 - $247,500 a year
- Full-time
- 5 years
- Fair chance
- Experience equivalent to degree accepted
Sr. ASIC Design Engineer (Video Silicon IP) - Multimedia Lab
ByteDance —San Jose, CA
- $212,800 - $450,000 a year
- 5 years
- C++
- Doctor of Philosophy
- Paid parental leave
- Paid holidays
Desktop Support
Software Technology Inc —Richmond, VA
- Mid-level
Quick Apply
IT Project Manager
Solutions Networking Corporation —Woodridge, IL
- $76,000 - $80,000 a year
- Weekends as needed
- Background check
- Management
- 5 years
- Health insurance
- Dental insurance
Quick Apply
11d
Network Engineer - Operations
ByteDance —Seattle, WA
- $202,160 - $368,220 a year
- Computer Science
- Mid-level
- Fair chance
- Paid parental leave
- Paid holidays
ISP/ MDU Cable Tech - Hiring Now
Blue Jay Communications Inc. —Brooklyn, OH
- Full-time
- Background check
- Pass drug screening
- Mid-level
- Profit sharing
- Paid holidays
Quick Apply

I want to receive the latest job alert for ISP Hardware Tech

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

ISP Hardware Tech jobs near

SoC Digital Design Engineer, Multimedia Lab

TikTok -
San Jose, CA

Apply Now

Job Details

$156,000 - $316,800 a year

Benefits

Paid parental leave
Paid holidays
Disability insurance
Health insurance
Dental insurance
RSU
Parental leave
Vision insurance
401(k) matching
Life insurance
Paid sick time

Qualifications

Automation
Verilog
Digital circuit design

Full Job Description

Technology

SoC Digital Design Engineer, Multimedia Lab

Location
:

San Jose

Employment Type
:

Regular

Job Code
:

A231202

Responsibilities

About the team:
Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts with a dedication to technical excellence and a passion to build large-scale and high-performing video platforms and services.

Responsibilities

Architecture Design: Participate in defining the architecture of SoC top or subsystems (NoC/CPU/NPU/ISP/Codec), and conduct PPA (Power, Performance, Area) evaluation during the early design phase.
RTL Implementation: Write high-quality, well-structured RTL code (Verilog/SystemVerilog) and maintain related design documentation.
Front-End Quality Control: Perform Lint, CDC (Clock Domain Crossing), and RDC (Reset Domain Crossing) checks to ensure code standard compliance and design robustness.
Cross-Functional Collaboration: Work closely with the Verification team for debugging and achieving Coverage closure; collaborate with the Backend/Mid-end teams to support Synthesis, SDC (Synopsys Design Constraints) generation, STA (Static Timing Analysis), and power optimization.
Low Power Design: Participate in the formulation of chip low-power strategies, proficiently apply Clock Gating and Power Gating techniques, and support the UPF (Unified Power Format) flow.

Qualifications

Minimum Qualifications:

Bachelor's degree or higher in Microelectronics, Integrated Circuits, Computer Science, Electrical Engineering, or a related field.
1+ years of experience in digital front-end design (open to highly promising candidates with less experience).
Mastery of Verilog/SystemVerilog and a solid foundation in digital circuits.
Proficiency with mainstream front-end EDA tools (e.g., Spyglass, Design Compiler, PrimeTime).
Fluent in at least one scripting language (Python, Perl, Tcl, Makefile) for workflow automation.

Preferred Qualifications:

Deep understanding of NPU architecture, HW/SW co-design and AI hardware acceleration.
Proven experience in SoC-level performance profiling and bottleneck analysis.
Hands-on experience in the integration of complex SoC core subsystems (e.g., CPU/NPU clusters, Memory subsystems).
Successful tape-out experience in advanced process nodes (7nm/5nm/3nm)

Job Information

【For Pay Transparency】Compensation Description (Annually)

The base salary range for this position in the selected city is $156000 - $316800 annually.

Compensation may vary outside of this range depending on a number of factors, including a candidate’s qualifications, skills, competencies and experience, and location. Base pay is one part of the Total Package that is provided to compensate and recognize employees for their work, and this role may be eligible for additional discretionary bonuses/incentives, and restricted stock units.

Benefits may vary depending on the nature of employment and the country work location. Employees have day one access to medical, dental, and vision insurance, a 401(k) savings plan with company match, paid parental leave, short-term and long-term disability coverage, life insurance, wellbeing benefits, among others. Employees also receive 10 paid holidays per year, 10 paid sick days per year and 17 days of Paid Personal Time (prorated upon hire with increasing accruals by tenure).

The Company reserves the right to modify or change these benefits programs at any time, with or without notice.

For Los Angeles County (unincorporated) Candidates:

Qualified applicants with arrest or conviction records will be considered for employment in accordance with all federal, state, and local laws including the Los Angeles County Fair Chance Ordinance for Employers and the California Fair Chance Act. Our company believes that criminal history may have a direct, adverse and negative relationship on the following job duties, potentially resulting in the withdrawal of the conditional offer of employment:

1. Interacting and occasionally having unsupervised contact with internal/external clients and/or colleagues;

2. Appropriately handling and managing confidential information including proprietary and trade secret information and access to information technology systems; and

3. Exercising sound judgment.

About TikTok

TikTok is the leading destination for short-form mobile video. At TikTok, our mission is to inspire creativity and bring joy. TikTok's global headquarters are in Los Angeles and Singapore, and we also have offices in New York City, London, Dublin, Paris, Berlin, Dubai, Jakarta, Seoul, and Tokyo.

Why Join Us

Inspiring creativity is at the core of TikTok's mission. Our innovative product is built to help people authentically express themselves, discover and connect – and our global, diverse teams make that possible. Together, we create value for our communities, inspire creativity and bring joy - a mission we work towards every day.

We strive to do great things with great people. We lead with curiosity, humility, and a desire to make impact in a rapidly growing tech company. Every challenge is an opportunity to learn and innovate as one team. We're resilient and embrace challenges as they come. By constantly iterating and fostering an "Always Day 1" mindset, we achieve meaningful breakthroughs for ourselves, our company, and our users. When we create and grow together, the possibilities are limitless. Join us.

Diversity & Inclusion

TikTok is committed to creating an inclusive space where employees are valued for their skills, experiences, and unique perspectives. Our platform connects people from across the globe and so does our workplace. At TikTok, our mission is to inspire creativity and bring joy. To achieve that goal, we are committed to celebrating our diverse voices and to creating an environment that reflects the many communities we reach. We are passionate about this and hope you are too.

TikTok Accommodation

TikTok is committed to providing reasonable accommodations in our recruitment processes for candidates with disabilities, pregnancy, sincerely held religious beliefs or other reasons protected by applicable laws. If you need assistance or a reasonable accommodation, please reach out to us at

https://tinyurl.com/RA-request

Apply Now

Refine Your Search

ISP Hardware Tech jobs

SoC Digital Design Engineer, Multimedia Lab

Senior SoC Digital Design Engineer, Multimedia Lab

IT Specialist

Sr Desktop Support Tech

Software Engineer - Qualcomm Advanced Robotics Team - Multiple levels

Director of Instructional Technology

Image Sensor Digital Design Lead - PICO - SanJose

Network Acquisition Manager - AMER

Vision Algorithm Engineer - PICO Lab - San Jose

Field Technician I - (Kiosk and Hardware Support) - Reno

Technology Support Technician

Lead Firmware Engineer - Android/Linux BSP

ASIC Design Engineer (Video Silicon IP) - Multimedia Lab

Tier II Engineer

Industrial Security CSSO/CPSO, Washington DC

Sr. ASIC Design Engineer (Video Silicon IP) - Multimedia Lab

Desktop Support

IT Project Manager

Network Engineer - Operations

ISP/ MDU Cable Tech - Hiring Now

I want to receive the latest job alert for ISP Hardware Tech

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected