Top 24625 Lead Alignment Engineer Jobs

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Sr IT Infrastructure Engineer/Lead IT Infrastructure Engineer
AIPSO —Johnston, RI
- $92,300 - $176,000 a year
- Full-time
- Computer science
- 7 years
- Computer Science
Quick Apply
5d
Lead Software Engineer, Data & DevSecOps
Leidos —Arlington, VA
- $131,300 - $237,350 a year
- Full-time
- Java
- SQL
- Bachelor's degree
Lead System Test Engineer (Audio & Video Solutions)
Shure —Skokie, IL
- $113,000 - $182,000 a year
- Full-time
- Computer Science
- Engineering
- Office
- Health insurance
- Paid time off
HWT Functional Team Lead - Advanced Systems Engineer
General Dynamics Mission Systems, Inc —Manassas, VA
- $112,924 - $125,275 a year
- Full-time
- Hybrid work
- 3 years
- Master's degree
- Senior level
- Paid parental leave
- Health insurance
Data Center Design Execution Lead
Anthropic —Remote
- $320,000 - $405,000 a year
- Hybrid work
- Bachelor of Science
- Office
- Continuous improvement
- Parental leave
- Flexible schedule
Senior Engineer Manager
General Dynamics Information Technology —Remote
- $170,000 - $230,000 a year
- Full-time
- Remote
- System design
- Travel
- Senior level
8d
Engineer V in San Diego
cGMPnow —San Diego County, CA
- $145,000 - $175,000 a year
- Full-time
- Hybrid work
- Microsoft Outlook
- Customer service
- Bachelor of Science
- Profit sharing
- Paid training
12d
Senior Commissioning Engineer
Sain Engineering Associates, Inc. —Birmingham, AL
- Full-time
- Microsoft Excel
- Analysis skills
- Travel
- Relocation assistance
Quick Apply
FPGA Design Manager / Section Lead
BAE Systems Inc. —Totowa, NJ
- $153,377 - $260,743 a year
- Full-time
- Hybrid work
- Microsoft Word
- Computer Science
- Master's degree
- Health savings account
- Paid holidays
Senior Construction Project Manager - Island Park, ID
Frontline Wildfire Defense —Island Park, ID
- $120,000 - $134,000 a year
- Weekends as needed
- Background check
- Google Workspace
- Construction site
- Paid holidays
- Health insurance
Quick Apply
4d
Rocket Booster SME
Modern Technology Solutions, Inc —Huntsville, AL
- 11+ years
- Analysis skills
- Senior level
- Disability insurance
- Health insurance
Project Manager Indiana
cGMPnow —Indianapolis, IN
- $150,000 - $200,000 a year
- Full-time
- Hybrid work
- Microsoft Outlook
- Construction site
- Customer service
- Profit sharing
- Paid training
Engineering Supervisor
Pine Pharmaceuticals —Tonawanda, NY
- $90,000 - $125,000 a year
- Full-time
- Background check
- 7 years
- Engineering
- Health insurance
- Dental insurance
Quick Apply
Field Service Engineer Largo, FL
Keysight Technologies, Inc. —Tallahassee, FL
- Overtime
- 5 years
- Military
- Ability to lift 50 pounds
Project Manager
C&C Contractors LLC —Notasulga, AL
- $90,000 - $130,000 a year
- Full-time
- Construction site
- 5 years
- Computer literacy
- Health insurance
- Dental insurance
Quick Apply
Senior Embedded Software Engineer
NextGen RF Design —North Mankato, MN
- $100,000 - $135,000 a year
- Online Application
- 7 years
- Management
- Computer Science
- Health insurance
- 401(k)
Quick Apply
Senior Product Engineer
JTEKT North America —Greenville, SC
- Full-time
- Bachelor of Science
- Mid-level
- Office
Quick Apply
12d
Senior Project Manager - Commercial Millwork
Reserve Millwork —Bedford Heights, OH
- $75,000 - $95,000 a year
- Urgently hiring
- Hybrid work
- Background check
- 7 years
- ERP systems
- Profit sharing
- Health savings account
Quick Apply
Manager of Engineering
Compass Energy Systems Ltd. —Houston, TX
- Full-time
- Bachelor of Science
- Analysis skills
- Mentoring

I want to receive the latest job alert for Lead Alignment Engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

Lead Alignment Engineer jobs near

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

General Dynamics Mission Systems, Inc -
Scottsdale, AZ

Apply Now

Job Details

Full-time
$135,396 - $150,205 a year

Qualifications

Verification (System development task)
Metrics Reporting
Technical report writing
Debugging
Test Planning (Quality assurance practices)

Full Job Description

Basic Qualifications :

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a minimum of 3 years of relevant experience.

CLEARANCE REQUIREMENTS: Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position:

What You'll Do

Take ownership, lead, develop and maintain UVM-based and non-UVM-based verification environments for complex FPGA designs including cryptographic engines, protocol interfaces, and system-level integration testbenches
Create comprehensive verification plans with functional coverage models, coverage goals, and closure criteria aligned to design specifications
Implement constrained-random stimulus generators, monitors, scoreboards, and functional coverage collectors using SystemVerilog, VHDL and UVM
Drive code coverage (statement, branch, condition, expression, toggle) and functional coverage to closure, analyzing coverage holes and developing targeted stimulus to fill gaps
Develop and maintain automated simulation regression suites that run across multiple test configurations and random seeds
- including nightly regression runs, coverage trend tracking, and automated results reporting using Jenkins, GitLab CI, or similar platforms
Perform assertion-based verification (ABV) using SystemVerilog Assertions (SVA) to capture protocol rules, interface contracts, and design invariants
Debug complex design issues using waveform analysis (QuestaSim, Vivado), assertion failures, and coverage-driven investigation
Collaborate closely with FPGA design engineers during architecture definition to ensure designs are verification-friendly and observable
Review and contribute to design specifications, interface control documents, and verification closure reports
Mentor junior verification engineers on UVM methodology, coverage-driven verification practices, and debugging techniques
Support formal verification activities including property checking, connectivity verification, and equivalence checking where applicable

Required Qualifications

Strong proficiency in SystemVerilog for verification, VHDL for verification including constrained-random stimulus, functional coverage, and assertions
Hands-on experience with UVM (Universal Verification Methodology) including environment architecture, component development, and sequence libraries
Experience with industry-standard simulation tools: QuestaSim/ModelSim Simulators
Demonstrated ability to develop verification plans, define coverage models, and drive coverage to closure
Experience with code coverage metrics (statement, branch, condition, expression, toggle) and coverage analysis workflows
Proficiency in VHDL and/or Verilog for reading and understanding design RTL
Experience with waveform debugging and signal-level analysis
Understanding of AXI-Stream, AXI4, and similar on-chip bus protocols from a verification perspective
Knowledge of clock domain crossing (CDC) verification concepts and metastability analysis
Strong written and verbal communication skills for verification plans, coverage reports, and technical presentations
S. Citizenship and ability to obtain/maintain a Secret security clearance

Preferred Qualifications

Experience verifying cryptographic hardware implementations (AES, GCM, SHA, ECC, RSA, or similar)
- including automated regression management, seed management, and coverage merging
Proficiency in scripting languages (Python, Tcl, Bash, Perl) for verification automation, log parsing, and results analysis
Experience with Xilinx Vivado Design Suite and FPGA-specific verification challenges (timing simulation, post-synthesis/post-route verification)
Knowledge of CDC analysis tools (Questa CDC) and lint/design rule checking tools
Experience with emulation or prototyping platforms for hardware-in-the-loop verification
Knowledge of AXI protocol specification and Questa verification IP (QVIP) usage for protocol compliance checking
Experience with version control (Git), code review processes, and collaborative development workflows

Salary Note: This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range: USD $135,396.00 - USD $150,205.00 /Yr. Company Overview:

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Apply Now

Refine Your Search

Lead Alignment Engineer jobs

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

Sr IT Infrastructure Engineer/Lead IT Infrastructure Engineer

Lead Software Engineer, Data & DevSecOps

Lead System Test Engineer (Audio & Video Solutions)

HWT Functional Team Lead - Advanced Systems Engineer

Data Center Design Execution Lead

Senior Engineer Manager

Engineer V in San Diego

Senior Commissioning Engineer

FPGA Design Manager / Section Lead

Senior Construction Project Manager - Island Park, ID

Rocket Booster SME

Project Manager Indiana

Engineering Supervisor

Field Service Engineer Largo, FL

Project Manager

Senior Embedded Software Engineer

Senior Product Engineer

Senior Project Manager - Commercial Millwork

Manager of Engineering

I want to receive the latest job alert for Lead Alignment Engineer

Related Searches

Explore jobs in more locations

What You'll Do

Required Qualifications

Preferred Qualifications

Job Seeker Tools

Employer Tools

Browse

Stay Connected