Top 72 Signal Processing Engineer Jobs in Phoenix, AZ

Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $122,785 - $136,215 a year
- Full-time
- Hybrid work
- Data analysis skills
- Research
- 3 years
Advanced Space Systems Engineer
APR Consulting Inc —Scottsdale, AZ
- $70.04 an hour
- Contract
- 3 years
- Master's degree
- Analysis skills
Quick Apply
Digital Communication Engineer
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $124,397 - $138,003 a year
- Full-time
- Bachelor of Science
- 3 years
- Continuous improvement
- Paid parental leave
- Health insurance
Senior Digital Signal Processing Systems Engineer
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $157,487 - $167,000 a year
- Full-time
- Hybrid work
- 6 years
- Master's degree
- Analysis skills
- Paid parental leave
- Health insurance
Advanced Space Systems Engineer (Sign-on Bonus Available)
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $118,519 - $131,482 a year
- Full-time
- 3 years
- Master's degree
- In-person
- Paid parental leave
- Health insurance
Space Systems Engineer
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $95,384 - $105,817 a year
- Full-time
- System design
- Mid-level
- Master's degree
- Paid parental leave
- Health insurance
Product Engineer
Texas Instruments —Phoenix, AZ
- Analysis skills
- Electrical Engineering
- 2 years
7d
R&D Signal Processing Software Engineer
Cirrus Logic —Chandler, AZ
- Full-time
- Hybrid work
- Computer science
- Computer Science
- Senior level
Analog Mixed Signal Modeling Engineer (UL - 02)
Cirrus Logic —Chandler, AZ
- Full-time
- Hybrid work
- Master's degree
- Experience equivalent to degree accepted
- Senior level
FPGA Engineer (Space)
Viasat, Inc. —Tempe, AZ
- $104,500 - $194,000 a year
- Online Application
- Mid-level
- Travel
- Linux
5d
Entry Level RF Engineer
Crane Aerospace & Electronics —Chandler, AZ
- Full-time
- Background check
- Bachelor of Science
- Pass drug screening
- Paid holidays
- Disability insurance
Staff Mixed-Signal Verification Engineer
Renesas Electronics —Chandler, AZ
- Full-time
- Remote
- Bachelor of Science
- Senior level
- Electrical Engineering
Quick Apply
Senior Mixed-Signal Verification Engineer
Renesas Electronics —Chandler, AZ
- Full-time
- Remote
- Bachelor of Science
- Senior level
- Electrical Engineering
Quick Apply
14d
Analog Design Engineer
Cirrus Logic —Chandler, AZ
- Full-time
- Hybrid work
- Mid-level
- Master's degree
- Analysis skills
Senior Engineer, Analog Design Engineering
Analog Devices —Chandler, AZ
- $114,234 - $157,334 a year
- Multiple hires
- Data analysis skills
- Master's degree
- Travel
- Work from home
Digital Design Engineer
Cirrus Logic —Chandler, AZ
- Full-time
- Hybrid work
- Mid-level
- Master's degree
- Analysis skills
FPGA Engineer (Space)
Viasat —Tempe, AZ
- $104,500 - $194,000 a year
- Online Application
- Mid-level
- Master's degree
- Travel
5d
Systems AI&T - Satellite Payload STE Engineer
Viasat, Inc. —Tempe, AZ
- $120,500 - $224,500 a year
- Online Application
- 5 years
- Travel
- Software development experience
Design Verification Engineer
Cirrus Logic —Chandler, AZ
- Full-time
- Hybrid work
- Master's degree
- Doctor of Philosophy
- Senior level
Hardware Electrical Engineer II
Mercury Systems —Phoenix, AZ
- $65,200 - $153,900 a year
- Full-time
- Hybrid work
- CAD
- Mid-level
- Analysis skills
- Employee stock purchase plan
- Paid holidays
9d

I want to receive the latest job alert for Signal Processing Engineer in Phoenix, AZ

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

Signal Processing Engineer jobs near Phoenix, AZ

Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)

General Dynamics Mission Systems, Inc -
Scottsdale, AZ

Apply Now

Job Details

Full-time
$122,785 - $136,215 a year

Qualifications

Research
System design for system development
Design engineering
Cross-functional collaboration
Cross-functional communication

Full Job Description

Basic Qualifications :

Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field. Also requires 5+ years of job-related experience, or a Master's degree and 3 years of job-related experience.

Clearance Requirements:

Department of Defense TS/SCI security clearance is preferred at time of hire. Candidates must be able to obtain a TS/SCI clearance within a reasonable amount of time from date of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position:

Duties and Tasks:

Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments
Determines architecture, system simulation and detailed design approach
Defines module interfaces and all aspects of device design and simulation
Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization
Creates test and simulation plans that establish functional criteria
Verifies test results and analyzes performance
May also review vendor capabilities, foundry technologies, device libraries and simulation tools
Participates in the improvement of the ASIC/FPGA organizational processes
Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle
Contributes to the research and analysis of data, such as customer design proposal specifications, and manuals to determine feasibility of design or application
Selects components and equipment based on analysis of specifications and reliability
May provide leadership and/or direction to lower level employees
Independently determines approach to solutions
Contributes to the completion of major programs and projects
Plans and executes project tasks for activities described above

Knowledge, Skills and Abilities:

Proficient use and understanding of ASIC/FPGA engineering concepts, principles, and theories
Proficient in the principles and techniques of ASIC/FPGA design
Proficient understanding of ASIC/FPGA processes
Proficient knowledge of other related disciplines
Keeps abreast of technology trends
Proficient awareness of business objectives and Engineering’s role in achieving
Proficient in Microsoft Office applications
Proficient in ASIC/FPGA design tools
Proficient written and verbal communications skills
Ability to think creatively
Ability to multi-task
Proficient skill in communicating issues, impacts, and corrective actions
Proficient ability to recognize and clearly report information relevant to sound ASIC/FPGA design
Proficient ability to develop and sell concepts and ideas
Regular contact with senior levels of internal work groups
Works under limited direction
Contact with project leaders and other professionals within the Engineering department and with project teams across the company
Some contact with external customers

Identifies opportunities to apply AI for continuous improvement and innovation

Key Responsibilities:

The individual will be responsible for and participate in the ASIC/FPGA product life cycle (requirements, design, implementation, and test). Must be knowledgeable in VHDL and/or Verilog RTL coding and be proficient in micro-architecture design. Successful candidates will have an understanding of digital design concepts and proficient in the digital design tool flow (synthesis, timing, place and route, and in system debug).

This candidate must have an ability to operate in a team environment and collaborate across the different teams as required to accomplish the design goals. Must have strong written and oral communication skills.

Basic Qualifications for Adv ASIC /FPGA Design Engineer:

Ability to generate micro architecture and detailed design approaches
Proficient in async design principals, timing closure, and constraint generation

Proficiency in HDL (VHDL/Verilog)
Proficiency in scripting languages such as Tcl, Python, or Perl
Effective communication, presentation skills, and high proficiency in technical problem solving
U.S. citizenship with the ability to obtain and maintain a Secret security clearance

Preferred Qualifications:

Leads technical tasks or small projects
Understanding of high reliability design principals
Experience with Xilinx and Microchip FPGAs along with associated tools (ISE, Vivado, Libero)
Experience with synthesis tools (Precision, Synplify)
Experience with verification tools (QuestaSim/UVM)
Experience with clock-domain-crossing tools (Questa CDC)
Experience with lab bring-up and debug (Oscilloscope, Logic Analyzer, ChipScope)
Active DoD Secret Clearance or higher

Workplace Options:
This position is fully on-site or hybrid/flex, as mutually agreed.
While on-site, you will be a part of the Scottsdale, AZ team. Learn more at https://gdmissionsystems.com/about-us/major-locations/scottsdale

Key Words: Verification, ASIC, FPGA, SystemVerilog, Verilog, Assertions (SVA), OVM, UVM, Digital Signal Processing (DSP), functional coverage, constrained random, formal verification, constrained random testing

#LI-Hybrid

#CJ1

Salary Note: This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range: USD $122,785.00 - USD $136,215.00 /Yr. Company Overview:

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Apply Now

Refine Your Search

Signal Processing Engineer jobs in Phoenix, AZ

Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)

Advanced Space Systems Engineer

Digital Communication Engineer

Senior Digital Signal Processing Systems Engineer

Advanced Space Systems Engineer (Sign-on Bonus Available)

Space Systems Engineer

Product Engineer

R&D Signal Processing Software Engineer

Analog Mixed Signal Modeling Engineer (UL - 02)

FPGA Engineer (Space)

Entry Level RF Engineer

Staff Mixed-Signal Verification Engineer

Senior Mixed-Signal Verification Engineer

Analog Design Engineer

Senior Engineer, Analog Design Engineering

Digital Design Engineer

FPGA Engineer (Space)

Systems AI&T - Satellite Payload STE Engineer

Design Verification Engineer

Hardware Electrical Engineer II

I want to receive the latest job alert for Signal Processing Engineer in Phoenix, AZ

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected