Top 599 Silicon Validation Architect Jobs

Senior SoC Subsystem and I/O Architect - LPU
NVIDIA —California
- $184,000 - $356,500 a year
- Full-time
- Computer Science
- Bachelor of Science
- 8 years
Senior Technical Program Manager, Pre-Silicon Software Enablement and Workload Studies
NVIDIA —California
- $168,000 - $322,000 a year
- Full-time
- Computer science
- Computer Science
- Bachelor of Science
Lead ASIC DFT Engineer
Cyient —San Jose, CA
- $80 - $85 an hour
- Full-time
- Analysis skills
- Mentoring
- In-person
Quick Apply
Sr. Principal Hardware Architect
The Hiring Method, LLC —Fremont, CA
- $150,000 - $190,000 a year
- Master's degree
- Analysis skills
- Continuous improvement
- Health insurance
- Dental insurance
Quick Apply
11d
GPU System and Scheduling Architect - New College Grad 2026
NVIDIA —Santa Clara, CA
- $108,000 - $195,500 a year
- Full-time
- Computer Science
- Bachelor of Science
- System design
Pre and Post Silicon Validation Engineer
Insilico —San Diego, CA
- Contract
- Software troubleshooting
- Mid-level
- 3 years
Quick Apply
Principal DRAM Architect – GPU Memory Solutions
NVIDIA —Santa Clara, CA
- $272,000 - $431,250 a year
- Full-time
- Hybrid work
- System design
- 11+ years
- Doctor of Philosophy
System Silicon Engineering Program Manager, iPhone
Apple —Cupertino, CA
- $175,500 - $311,700 a year
- Bachelor of Science
- 3 years
- Analysis skills
- Employee stock purchase plan
- Health insurance
Engineering Architecture, Sr Architect
Synopsys —Sunnyvale, CA
- $225,000 - $338,000 a year
- Analysis skills
- Product management
- Mentoring
Architect - FPGA Design, AXI/ UCIe Protocol
Synopsys —Sunnyvale, CA
- $208,000 - $312,000 a year
- 11+ years
- Master's degree
- Presentation skills
Principal Silicon Performance Architect
Microsoft —Redmond, WA
- $165,600 - $331,200 a year
- Full-time
- Background check
- Computer Science
- Master's degree
Senior Compute Kernel Architect, GPU Power
NVIDIA —Santa Clara, CA
- $184,000 - $356,500 a year
- Full-time
- Computer science
- Computer Science
- 5 years
ASIC Design Engineer II, Annapurna Labs - Cloud-Scale Machine Learning Acceleration
Annapurna Labs (U.S.) Inc. —Austin, TX
- $136,000 - $212,800 a year
- Full-time
- Computer science
- Computer Science
- Mid-level
- AD&D insurance
- Health insurance
Hardware & Silicon Validation Senior Principal Engineer
Marvell —Santa Clara, CA
- $173,280 - $259,600 a year
- Full-time
- Computer science
- Computer Science
- Master's degree
- Employee stock purchase plan
Principal Performance and Manufacturing Architect
NVIDIA —Santa Clara, CA
- $232,000 - $368,000 a year
- Full-time
- 11+ years
- Master's degree
- Doctor of Philosophy
R&D Engineering, Architect
Synopsys —Sunnyvale, CA
- $208,000 - $312,000 a year
- 11+ years
- Master's degree
- Presentation skills
Data Center Power Test Architect
NVIDIA —Santa Clara, CA
- $168,000 - $322,000 a year
- Full-time
- Computer science
- Computer Science
- Bachelor of Science
Senior CPU Pre-Silicon Verification Engineer
Intel —Austin, TX
- $164,470 - $311,890 a year
- Full-time
- Master's degree
- Doctor of Philosophy
- Senior level
- Health insurance
Analog Design, Architect
Synopsys —Sunnyvale, CA
- $209,000 - $313,000 a year
- Doctor of Philosophy
- Senior level
- Electrical Engineering
Senior Silicon and System Product Lead
NVIDIA —Santa Clara, CA
- $196,000 - $310,500 a year
- Full-time
- Hybrid work
- Computer Science
- Bachelor of Science
- 11+ years

I want to receive the latest job alert for Silicon Validation Architect

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

Silicon Validation Architect jobs near

Senior SoC Subsystem and I/O Architect - LPU

NVIDIA -
California

Apply Now

Job Details

Full-time
$184,000 - $356,500 a year

Qualifications

Firmware
System design for system development
Collaboration with product development teams
SoC
Design engineering

Full Job Description

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

We are seeking a Senior SoC Subsystem & I/O Architect to join our ambitious LPU team. This role involves establishing the high-level architecture for next-generation AI and high-performance computing products. The role requires extensive architectural expertise across SoC subsystems and uncore IPs including PCIe/CXL, NVLink/NVLink-C2C, UCIe, AXI/CHI, NoC fabrics, memory systems, coherency, boot, system initialization, protection mechanisms, reliability, availability, serviceability, power management, debug, firmware interfaces, and platform initialization. If you are prepared to make a difference and be part of a dedicated team, this is your opportunity!

What You’ll Be Doing:

Define high-level SoC subsystem architecture for LPU products.
Convert LPU product requirements into architectural specifications for uncore, IO, memory, firmware-facing, boot, reset, safety, fault tolerance, diagnostic, and power regulation subsystems.
Collaborate intimately with IP teams to develop detailed build documents for PCIe/CXL, NVLink/NVLink-C2C, UCIe, AXI/CHI, NoC fabrics, memory controllers, coherency blocks, MMUs/IOMMUs, boot, reset, and associated SoC infrastructure.
Specify subsystem behavior encompassing enumeration, capability discovery, configuration flows, sequence control of memory operations, data consistency, address mapping, interrupt handling, virtualization, error handling, and firmware/software-visible controls.
Build or guide functional and architectural models from specifications, using C++, SystemC, Python, or similar languages.
Use models to validate architecture intent, subsystem behavior, configuration sequences, and IP interactions before RTL or silicon is available.
Drive tradeoffs across bandwidth, latency, power, area, timing, scalability, reliability, security, debuggability, and software usability.
Review IP specifications, subsystem architecture documents, model behavior, verification plans, and validation strategies.
Collaborate with architecture, IP, firmware, software, RTL, verification, platform, and post-silicon teams to bring architecture decisions to completion.

What We Need To See:

BS, MS, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience.
8+ years of proven experience in SoC architecture, subsystem architecture, IO architecture, interconnect architecture, GPU/CPU architecture, accelerator architecture, or high-performance systems.
Strong understanding of SoC architecture and uncore subsystem development.
Extensive understanding of IO and interconnect cores including PCIe, CXL, NVLink, NVLink-C2C, UCIe, AXI, CHI, or NoC fabrics.
Experience working from product requirements to architecture requirements and IP/subsystem specifications.
Experience crafting functional models, architectural models, golden models, or C/SystemC models from architecture specifications.
Solid grasp of memory ordering, coherency, address translation, interrupts, virtualization, MMUs/IOMMUs, enumeration, configuration, and error management.
Solid knowledge of boot, reset, firmware handoff, capability discovery, security, RAS, debug, and power-management architecture.
Strong communication abilities and capability to harmonize architecture decisions across IP, firmware, software, verification, and product groups.

Ways To Stand Out from the crowd:

Hands-on experience with LPU, GPU, CPU, AI accelerator, chiplet, or multi-die SoC architecture.
Extensive knowledge in PCIe/CXL, NVLink/NVLink-C2C, UCIe, AXI/CHI, coherent fabrics, NoCs, or chip-to-chip links.
Extensive knowledge in formulating architecture specifications for advanced SoC subsystems.
Experience building executable functional models directly from product, architecture, or protocol specs.
Understanding of deep learning workloads, numerics, memory architecture, and bandwidth/latency tradeoffs.
Experience with boot architecture, reset sequencing, secure boot, RAS, debug, DFT, power sequencing, or post-silicon validation.

Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 184,000 USD - 287,500 USD for Level 4, and 224,000 USD - 356,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 30, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Apply Now

Refine Your Search

Silicon Validation Architect jobs

Senior SoC Subsystem and I/O Architect - LPU

Senior Technical Program Manager, Pre-Silicon Software Enablement and Workload Studies

Lead ASIC DFT Engineer

Sr. Principal Hardware Architect

GPU System and Scheduling Architect - New College Grad 2026

Pre and Post Silicon Validation Engineer

Principal DRAM Architect – GPU Memory Solutions

System Silicon Engineering Program Manager, iPhone

Engineering Architecture, Sr Architect

Architect - FPGA Design, AXI/ UCIe Protocol

Principal Silicon Performance Architect

Senior Compute Kernel Architect, GPU Power

ASIC Design Engineer II, Annapurna Labs - Cloud-Scale Machine Learning Acceleration

Hardware & Silicon Validation Senior Principal Engineer

Principal Performance and Manufacturing Architect

R&D Engineering, Architect

Data Center Power Test Architect

Senior CPU Pre-Silicon Verification Engineer

Analog Design, Architect

Senior Silicon and System Product Lead

I want to receive the latest job alert for Silicon Validation Architect

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected