Top 5636 Soc Design Jobs

Principal RTL Design Engineer - PCIe / CXL / High-Speed SoC
Everforth —Santa Clara, CA
- $200,000 - $250,000 a year
- Full-time
- 11+ years
- Master's degree
- Doctor of Philosophy
- Employee stock purchase plan
- Paid holidays
10d
Cybersecurity Engineer
MetTel —New York, NY
- Up to $155,000 a year
- Windows
- AWS
- Senior level
Quick Apply
SOC Design Engineer, ASIC Tools and Methodology Development
NVIDIA —Austin, TX
- $116,000 - $218,500 a year
- Full-time
- Hybrid work
- DevOps
- Mid-level
- Master's degree
SoC Design Engineer
Intel —Austin, TX
- $122,440 - $232,190 a year
- Full-time
- Hybrid work
- Mid-level
- 3 years
- Master's degree
- Health insurance
Platforms and Devices Silicon Engineer - SoC Front-End / RTL Design (multiple openings)
Google —Mountain View, CA
- $176,700 - $198,000 a year
- Full-time
- Hybrid work
- Computer Science
- Mid-level
- Office
Design Verification Engineer - SoC
Etched —San Jose, CA
- $150,000 - $275,000 a year
- Full-time
- Mid-level
- Office
- Analysis skills
- Health insurance
- Dental insurance
SoC Digital Design Engineer, Multimedia Lab
TikTok —San Jose, CA
- $156,000 - $316,800 a year
- Computer Science
- Mid-level
- Analysis skills
- Paid parental leave
- Paid holidays
Jr. Soc Analyst
DISRUPTIVE SOLUTIONS LLC —Vienna, VA
- Full-time
- Research
- Analysis skills
- Bachelor's degree
Quick Apply
SoC Physical Design Verification Engineer
Apple —Beaverton, OR
- $129,300 - $194,700 a year
- Bachelor of Science
- Bachelor's degree
- Scripting
- Employee stock purchase plan
- Health insurance
ASIC Hardware Design Engineer - New College Grad 2026
NVIDIA —Austin, TX
- $116,000 - $218,500 a year
- Full-time
- Master's degree
- Analysis skills
- Software development experience
Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)
Marvell —Santa Clara, CA
- $35 - $70 an hour
- Full-time
- Office
- Analysis skills
- Electrical Engineering
- Paid holidays
- Health insurance
Platforms and Devices Senior Silicon Engineer - SoC Front-End / RTL Design (multiple openings)
Google —Mountain View, CA
- $229,600 - $237,000 a year
- Full-time
- Hybrid work
- Computer Science
- Office
- Senior level
Senior SoC Digital Design Engineer, Multimedia Lab
TikTok —San Jose, CA
- $212,800 - $450,000 a year
- Computer Science
- 3 years
- Analysis skills
- Paid parental leave
- Paid holidays
Staff SOC Physical Design Engineer
Qualcomm —Austin, TX
- $161,179 - $210,000 a year
- Computer Science
- 3 years
- Master's degree
SOC Design Verification Engineer – Data Center Solutions
Qualcomm —San Diego, CA
- $115,600 - $173,400 a year
- Computer Science
- Engineering
- Doctor of Philosophy
SoC Physical Design Engineer, Electrical Analysis
Apple —Austin, TX
- $129,300 - $194,700 a year
- Analysis skills
- Bachelor's degree
- Entry level
- Employee stock purchase plan
- Health insurance
SoC Logic Design Engineer
Intel —Hillsboro, OR
- $141,910 - $232,190 a year
- Full-time
- Hybrid work
- Mid-level
- Master's degree
- Analysis skills
- Health insurance
SoC Design and Integration Engineer
Apple —Cupertino, CA
- $150,400 - $277,600 a year
- Writing skills
- Mid-level
- 3 years
- Employee stock purchase plan
- Health insurance
Sr. SOC Analyst II (6641)
MetroStar —Washington, DC
- $129,000 - $161,000 a year
- Full-time
- 7 years
- System design
- Mentoring
- Paid training
- Paid holidays
Quick Apply
System Design Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $92,000 - $184,000 a year
- Full-time
- Bachelor of Science
- System design
- Windows

I want to receive the latest job alert for Soc Design

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

Soc Design jobs near

Principal RTL Design Engineer - PCIe / CXL / High-Speed SoC

Everforth -
Santa Clara, CA

Apply Now

Job Details

Full-time
$200,000 - $250,000 a year
10 days ago

Benefits

Employee stock purchase plan
Paid holidays
Health insurance
Dental insurance
401(k)
RSU
Paid time off
Vision insurance
Opportunities for advancement
Life insurance

Qualifications

Verification (System development task)
Electrical engineering
Digital circuit design
Requirements analysis
Design engineering
Vendor communication
Debugging

Full Job Description

Principal RTL Design Engineer - PCIe / CXL / High-Speed SoC

Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoC
Location: Santa Clara, CA
Compensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)
Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed SoC Design

Position Overview
As a Sr. Staff or Principal RTL Design Engineer, you will join the Connectivity Business Unit within the Data Center Group (DCG), contributing to the development of advanced silicon solutions for next-generation data center infrastructure. In this role, you will be instrumental in driving the design and delivery of high-performance ASICs that power industry-leading products for hyperscale and enterprise customers. This position offers the opportunity to work alongside world-class engineers, influence key design methodologies, and contribute to cutting-edge technologies in an environment that values innovation, collaboration, and execution excellence.

Key Responsibilities

Own and implement RTL design blocks, demonstrating strong RTL coding expertise.
Collaborate with the architecture team to understand and define feature enhancements.
Translate specifications into efficient RTL implementations.
Ensure all design quality standards and criteria are consistently met.
Partner with physical design teams to review timing reports, perform STA, write SDC constraints, analyze power, and provide guidance on floorplanning and timing closure.
Work closely with the verification team on pre-silicon activities, including test plan reviews, coverage analysis, simulations (block and full-chip), performance evaluation, and debugging; strong debug skills are essential.
Define subsystem microarchitecture and register specifications for complex SoCs, and contribute to specification development.
Lead and participate in detailed reviews of performance, architecture, and design requirements with cross-functional teams, IP vendors, and customers.
Contribute to the development and evaluation of design and verification methodologies, and help enhance existing processes.
Collaborate with post-silicon and software and firmware teams to support silicon bring-up and performance optimization.

Qualifications

Bachelor's degree in Electrical Engineering or a related field with 15+ years of relevant experience, or a Master's/PhD with 12+ years of experience.
Strong proficiency in Verilog/SystemVerilog RTL development, including SystemVerilog assertions.
Experience working on complex subsystems, IPs, or switch SoCs involving PCIe, CXL, Ethernet, or UALink.
Deep knowledge of PCIe, CXL, Ethernet, or UALink protocols.
Expertise in microarchitecture development and translating requirements into robust designs.
Proven ability to collaborate effectively with third-party IP vendors and customers.
Extensive experience in RTL design, synthesis, constraint development, static timing analysis, debugging, block-level functional verification, logical equivalence checking, and CDC/RDC.
Solid experience with implementation and timing closure for high-speed designs.
Hands-on experience across the full chip development lifecycle, with strong proficiency in front-end and mid-end design tools and methodologies.

Benefits

Comprehensive medical, dental, and vision plans
Life insurance and disability plan options
401(k)
RSUs
ESPP
Paid company-selected holidays & floating holidays
PTO - generous time off programs
Career growth opportunities
For this position, you must be currently authorized to work in the United States without the need for sponsorship for a non-immigrant visa. CyberCoders will consider for Employment in the City of Los Angeles qualified Applicants with Criminal Histories in a manner consistent with the requirements of the Los Angeles Fair Chance Initiative for Hiring (Ban the Box) Ordinance.This job was first posted by CyberCoders on 07/18/2026 and applications will be accepted on an ongoing basis until the position is filled or closed.Everforth CyberCoders is proud to be an Equal Opportunity Employer

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, age, sexual orientation, gender identity or expression, national origin, ancestry, citizenship, genetic information, registered domestic partner status, marital status, status as a crime victim, disability, protected veteran status, or any other characteristic protected by law. Our hiring process includes AI screening for keywords and minimum qualifications, and a virtual recruiter as part of the application process. A human recruiter reviews all results. Click here for details on our virtual recruiter . Everforth CyberCoders will consider qualified applicants with criminal histories in a manner consistent with the requirements of applicable state and local law, including but not limited to the Los Angeles County Fair Chance Ordinance, the San Francisco Fair Chance Ordinance, and the California Fair Chance Act. Everforth CyberCoders is committed to working with and providing reasonable accommodation to individuals with physical and mental disabilities. Individuals needing special assistance or an accommodation while seeking employment can contact a member of our Human Resources team at [email protected] to make arrangements.

Apply Now

Refine Your Search

Soc Design jobs

Principal RTL Design Engineer - PCIe / CXL / High-Speed SoC

Cybersecurity Engineer

SOC Design Engineer, ASIC Tools and Methodology Development

SoC Design Engineer

Platforms and Devices Silicon Engineer - SoC Front-End / RTL Design (multiple openings)

Design Verification Engineer - SoC

SoC Digital Design Engineer, Multimedia Lab

Jr. Soc Analyst

SoC Physical Design Verification Engineer

ASIC Hardware Design Engineer - New College Grad 2026

Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)

Platforms and Devices Senior Silicon Engineer - SoC Front-End / RTL Design (multiple openings)

Senior SoC Digital Design Engineer, Multimedia Lab

Staff SOC Physical Design Engineer

SOC Design Verification Engineer – Data Center Solutions

SoC Physical Design Engineer, Electrical Analysis

SoC Logic Design Engineer

SoC Design and Integration Engineer

Sr. SOC Analyst II (6641)

System Design Engineer - New College Grad 2026

I want to receive the latest job alert for Soc Design

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected