Top 117 Systemc Jobs | SimplyHired

Modelling Lead (SystemC / Virtual-Platform Architect)
Lumilens —San Jose, CA
- Full-time
- C++
- Senior level
- Health insurance
- Dental insurance
Senior Mixed-Signal Verification Engineer
K2 Space —Remote
- $160,000 - $230,000 a year
- Remote
- 5 years
- Doctor of Philosophy
- Senior level
- Paid parental leave
- Health insurance
DV Engineers
Ambit Semiconductors —Texas
- 5 years
- Master's degree
- Bachelor's degree
Systems Software Engineer
Majestic Labs —Los Altos, CA
- 5 years
- System design
- Senior level
Quick Apply
ASIC Architect
Etched —San Jose, CA
- $200,000 - $265,000 a year
- Full-time
- Computer Science
- 5 years
- Office
- Health insurance
- Dental insurance
GPU Architect - New College Grad 2026
NVIDIA —Santa Clara, CA
- $124,000 - $241,500 a year
- Full-time
- Computer Science
- Research
- Analysis skills
Chip Simulation Software Engineer
Etched —San Jose, CA
- $200,000 - $250,000 a year
- Full-time
- Software troubleshooting
- Research
- Mid-level
- Health insurance
- Dental insurance
Digital Verification Engineer 2
HII —Fort Meade, MD
- $77,379 - $127,000 a year
- Email
- Computer science
- 6 years
- Computer Science
Digital IC Design Engineer
Neuralink —Fremont, CA
- $116,000 - $233,800 a year
- Full-time
- Computer science
- Computer Science
- 5 years
- Commuter assistance
- Paid holidays
Senior Applications Engineer - Emulation
Siemens —Wilsonville, OR
- $167,200 - $334,400 a year
- Full-time
- Hybrid work
- 5 years
- Bachelor of Science
- Office
Senior SoC Subsystem and I/O Architect - LPU
NVIDIA —California
- $184,000 - $356,500 a year
- Full-time
- Computer Science
- Bachelor of Science
- 8 years
Design Verification Engineer
Broadcom —San Jose, CA
- $143,800 - $230,000 a year
- Full-time
- Computer science
- Computer Science
- 11+ years
- Employee stock purchase plan
- Paid holidays
Hardware/ Software Co-Design Engineer
Neuralink —Fremont, CA
- $151,000 - $261,000 a year
- Full-time
- Computer science
- Computer Science
- Bachelor of Science
- Commuter assistance
- Paid holidays
Senior Verification Engineer
Vibotek LLC —Austin, TX
- Full-time
- 7 years
- Senior level
- Communication skills
Quick Apply
AI Model Architect
Ericsson —Austin, TX
- 8 hour shift
- Senior level
- Paid parental leave
- AD&D insurance
Principal Engineer, Digital Verification and Emulation
Ayar Labs —San Jose, CA
- $190,000 - $250,000 a year
- Bachelor of Science
- 11+ years
- Mentoring
Quick Apply
#Virtual Platform Engineer
Qualcomm —Santa Clara, CA
- $111,300 - $166,900 a year
- Remote
- Computer science
- Computer Science
- Engineering
Staff Software Modeling Engineer
Arm —Waltham, MA
- $198,100 - $268,000 a year
- Email
- C++
- Senior level
- Communication skills
Senior ASIC Design Engineer - Terawave
Blue Origin —San Diego, CA
- $230,398.00 - $322,556.85 a year
- Full-time
- Background check
- Bachelor of Science
- DOT physical examination
- Paid parental leave
- Paid holidays
Principal Engineer, Design Verification
Analog Devices —Durham, NC
- Full-time
- Hybrid work
- 3 years
- Master's degree
- Analysis skills

I want to receive the latest job alert for Systemc

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

Systemc jobs near

Modelling Lead (SystemC / Virtual-Platform Architect)

Lumilens
San Jose, CA

Apply Now

Job Details

Full-time

Benefits

Health insurance
Dental insurance
Vision insurance

Qualifications

Embedded systems
Systems architecture experience within technology
Firmware
Firmware development
Computational modeling
C++
SoC
Microprocessors

Full Job Description

About Lumilens

At Lumilens we are building the critical photonics infrastructure that powers tomorrow’s AI supercomputing. From chip-to-chip optical interconnects to scalable photonic engines, Lumilens is unlocking a new era of computing faster, cooler, and massively more efficient.

We’re a well-funded startup backed by Mayfield and led by veterans who’ve built and scaled some of the most transformative technologies in the industry.

This isn’t incremental innovation, it’s a ground-floor opportunity to rethink the optical layer from the silicon up. The market is moving fast, and we’re moving faster. You’ll work alongside a team of world-class engineers solving some of the hardest challenges in optics, systems, and scale. Every line of code, every design decision, every breakthrough you help deliver will shape the infrastructure of tomorrow.

If you're looking for mission, momentum, and the chance to make an outsized impact, jump on the rocket ship. We’re just getting started.

About the role. You will build the executable model of the chip before silicon exists. Your architecture models will settle the decisions that are expensive to change late, including datapath latency, throughput, buffer sizing, and control-loop tuning. Your reference models will become the golden checkers the verification team scores against, and the platform will run real firmware months ahead of RTL. This is a founding, critical-path role: the virtual platform is what unblocks the firmware and architecture work in parallel with design.

What You'll Own

A SystemC/TLM-2.0 virtual platform — MCU (ISS-backed) + peripherals + memory map + a UCIe transactor + host stub — that firmware runs on pre-RTL.
Architecture/performance models: architectural trade studies, end-to-end datapath throughput and latency, FIFO/buffer sizing, design-space/configuration exploration.
Golden reference models handed to DV as scoreboards.
Behavioral models of the analog and control circuits.
Partner with the FE architect and firmware lead to keep model, RTL, and firmware views coherent.

Required

8+ years in architecture/performance modelling or virtual-platform development for complex SoCs.
Strong SystemC and TLM-2.0; solid modern C++.
Built or led a virtual platform / ESL model that real firmware ran on for pre-silicon bring-up.
Integrating a third-party ISS (e.g., Arm or RISC-V) into a SystemC/TLM platform; modelling buses, memory maps, and peripherals.
Architecture/performance modelling judgment — knowing what to abstract versus model faithfully.
Comfortable spanning hardware micro-architecture and embedded software.

Preferred

Familiarity with High-speed serial links and die-to-die / chiplet interconnects, and link-layer concepts such as FEC and equalization (e.g. PCIe, UALink, Ethernet or memory-semantic interconnects like CXL).
Experience feeding golden models into a UVM/DV verification flow.
Modelling for mixed-signal or optical/SerDes systems, including control-loop / plant modelling.
High-throughput datapath modelling.

What We Offer

Competitive salary commensurate with experience
Comprehensive benefits package including health, dental, and vision
Professional development opportunities and certification support
Access to cutting-edge technology and cloud platforms
Collaborative work environment with cross-functional teams

Lumilens is an equal opportunity employer. All qualified applicants will receive consideration without regard to race, color, religion, gender identity, sexual orientation, veteran status, disability, or any other legally protected status.

Apply Now

Refine Your Search

Systemc jobs

Modelling Lead (SystemC / Virtual-Platform Architect)

Senior Mixed-Signal Verification Engineer

DV Engineers

Systems Software Engineer

ASIC Architect

GPU Architect - New College Grad 2026

Chip Simulation Software Engineer

Digital Verification Engineer 2

Digital IC Design Engineer

Senior Applications Engineer - Emulation

Senior SoC Subsystem and I/O Architect - LPU

Design Verification Engineer

Hardware/ Software Co-Design Engineer

Senior Verification Engineer

AI Model Architect

Principal Engineer, Digital Verification and Emulation

#Virtual Platform Engineer

Staff Software Modeling Engineer

Senior ASIC Design Engineer - Terawave

Principal Engineer, Design Verification

I want to receive the latest job alert for Systemc

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected