Top 650 Asic/fpga engineer Jobs

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Senior FPGA Engineer
Entegee —Manhattan Beach, CA
- $80 - $85 an hour
- Contract
- 3 years
- Analysis skills
- Bachelor's degree
Quick Apply
7d
Design Verification Engineer (remote position)
Correct Designs —Austin, TX
- Contract
- Mid-level
- 3 years
- Analysis skills
- Retirement plan
Quick Apply
FPGA Design Verification Engineer
UST —Mountain View, CA
- $101,000 - $152,000 a year
- Mid-level
- Master's degree
- Fair chance
- Paid jury duty
- Health savings account
Quick Apply
ASIC/FPGA Design Verification Engineer
Teradyne —North Reading, MA
- $98,700 - $157,900 a year
- Mid-level
- Office
- 3 years
- Paid holidays
- Disability insurance
ASIC/FPGA Functional Verification Applications Engineer - Boston/Baltimore/Raleigh
Siemens —Burlington, MA
- $125,300 - $250,600 a year
- Full-time
- Hybrid work
- Computer science
- Computer Science
- Engineering
- Paid parental leave
- Health insurance
ASIC Validation Engineer
Eridu AI —Saratoga, CA
- $185,000 - $250,000 a year
- Multiple hires
- Bachelor of Science
- Senior level
- Electrical Engineering
ASIC Verification Engineer
Axiado —San Jose, CA
- Full-time
- Master's degree
- 8 years
- Analysis skills
Quick Apply
Senior FPGA/DSP Engineer
Joby Aviation —Santa Cruz, CA
- $132,800 - $199,300 a year
- Full-time
- Computer Science
- 5 years
- Doctor of Philosophy
- Employee stock purchase plan
- Disability insurance
Senior Design Verification Engineer (remote position)
Correct Designs —Austin, TX
- Contract
- 8 years
- Analysis skills
- In-person
- Retirement plan
Quick Apply
FPGA/ASIC Design Engineer (Silicon Engineering)
SpaceX —Redmond, WA
- $125,000 - $195,000 a year
- Extended hours
- Computer science
- Computer Science
- System design
- Paid parental leave
- Employee stock purchase plan
FPGA Engineer
INNOVATIVE AEROSYSTEMS —Exton, PA
- Mid-level
- Analysis skills
- Experience equivalent to degree accepted
Quick Apply
Applications Engineer - FPGA Prototyping
Siemens —Pasadena, CA
- $334,400 a year
- Full-time
- Hybrid work
- 5 years
- Bachelor of Science
- Office
ASIC/FPGA Senior Verification Engineer - Milwaukee, WI or Mayfield Heights, OH
Info-Ways —Milwaukee, WI
- Contract
- 5 years
- English
- Analysis skills
Quick Apply
FPGA/ASIC Design Engineer (Secret) – Reston, VA – 5137
Altimeter Solutions —Reston, VA
- Writing skills
- Master's degree
- Analysis skills
ASIC verification engineer
Hewlett Packard Enterprise —Sunnyvale, CA
- $120,000 - $243,000 a year
- Full-time
- 6 years
- English
- Office
Semiconduct Engineer I
Honeywell Aerospace —Moca Municipio, PR
- Full-time
- Recruiting
- Entry level
RTL Design Engineer (Silicon Engineering)
SpaceX —Irvine, CA
- $125,000 - $195,000 a year
- Extended hours
- Computer science
- Computer Science
- Mid-level
- Paid parental leave
- Employee stock purchase plan
ASIC Design Engineer
Qualcomm —Santa Clara, CA
- $126,700 - $190,100 a year
- 5 years
- Engineering
- Analysis skills
SLD FPGA Verification Engineer III - Lunar Permanence
Blue Origin —Seattle, WA
- $130,706.00 - $182,987.70 a year
- Full-time
- Background check
- 5 years
- Bachelor of Science
- Paid parental leave
- Paid holidays

I want to receive the latest job alert for asic/fpga engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

asic/fpga engineer jobs near

Verification Engineer jobs in Burlington, MA

Design Engineer jobs in Santa Clara, CA

Application Developer jobs in Pasadena, CA

Fpga Engineer jobs in Reston, VA

Fpga Engineer jobs in Seattle, WA

Design Engineer jobs in Irvine, CA

Fpga Engineer jobs in Redmond, WA

Verification Engineer jobs in San Jose, CA

Fpga Engineer jobs in Santa Cruz, CA

Design Verification Engineer jobs in Mountain View, CA

Verification Engineer jobs in Raleigh, NC

Site Reliability Engineer jobs in Boston, MA

Insurance Verification Specialist jobs in Houston, TX

Verification Engineer jobs in Michigan

Electrical Engineer jobs in Los Angeles, CA

Entry Level Mechanical Engineer jobs in Charlotte, NC

Verification Engineer jobs in Fremont, CA

Fpga Engineer jobs in Aberdeen, MD

Network Engineer jobs in Austin, TX

Fpga Engineer jobs in Torrance, CA

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

General Dynamics Mission Systems, Inc -
Scottsdale, AZ

Apply Now

Job Details

Full-time
$135,396 - $150,205 a year

Qualifications

Verification (System development task)
Metrics Reporting
Technical report writing
Debugging
Test Planning (Quality assurance practices)

Full Job Description

Basic Qualifications :

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a minimum of 3 years of relevant experience.

CLEARANCE REQUIREMENTS: Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position:

What You'll Do

Take ownership, lead, develop and maintain UVM-based and non-UVM-based verification environments for complex FPGA designs including cryptographic engines, protocol interfaces, and system-level integration testbenches
Create comprehensive verification plans with functional coverage models, coverage goals, and closure criteria aligned to design specifications
Implement constrained-random stimulus generators, monitors, scoreboards, and functional coverage collectors using SystemVerilog, VHDL and UVM
Drive code coverage (statement, branch, condition, expression, toggle) and functional coverage to closure, analyzing coverage holes and developing targeted stimulus to fill gaps
Develop and maintain automated simulation regression suites that run across multiple test configurations and random seeds
- including nightly regression runs, coverage trend tracking, and automated results reporting using Jenkins, GitLab CI, or similar platforms
Perform assertion-based verification (ABV) using SystemVerilog Assertions (SVA) to capture protocol rules, interface contracts, and design invariants
Debug complex design issues using waveform analysis (QuestaSim, Vivado), assertion failures, and coverage-driven investigation
Collaborate closely with FPGA design engineers during architecture definition to ensure designs are verification-friendly and observable
Review and contribute to design specifications, interface control documents, and verification closure reports
Mentor junior verification engineers on UVM methodology, coverage-driven verification practices, and debugging techniques
Support formal verification activities including property checking, connectivity verification, and equivalence checking where applicable

Required Qualifications

Strong proficiency in SystemVerilog for verification, VHDL for verification including constrained-random stimulus, functional coverage, and assertions
Hands-on experience with UVM (Universal Verification Methodology) including environment architecture, component development, and sequence libraries
Experience with industry-standard simulation tools: QuestaSim/ModelSim Simulators
Demonstrated ability to develop verification plans, define coverage models, and drive coverage to closure
Experience with code coverage metrics (statement, branch, condition, expression, toggle) and coverage analysis workflows
Proficiency in VHDL and/or Verilog for reading and understanding design RTL
Experience with waveform debugging and signal-level analysis
Understanding of AXI-Stream, AXI4, and similar on-chip bus protocols from a verification perspective
Knowledge of clock domain crossing (CDC) verification concepts and metastability analysis
Strong written and verbal communication skills for verification plans, coverage reports, and technical presentations
S. Citizenship and ability to obtain/maintain a Secret security clearance

Preferred Qualifications

Experience verifying cryptographic hardware implementations (AES, GCM, SHA, ECC, RSA, or similar)
- including automated regression management, seed management, and coverage merging
Proficiency in scripting languages (Python, Tcl, Bash, Perl) for verification automation, log parsing, and results analysis
Experience with Xilinx Vivado Design Suite and FPGA-specific verification challenges (timing simulation, post-synthesis/post-route verification)
Knowledge of CDC analysis tools (Questa CDC) and lint/design rule checking tools
Experience with emulation or prototyping platforms for hardware-in-the-loop verification
Knowledge of AXI protocol specification and Questa verification IP (QVIP) usage for protocol compliance checking
Experience with version control (Git), code review processes, and collaborative development workflows

Salary Note: This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range: USD $135,396.00 - USD $150,205.00 /Yr. Company Overview:

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Apply Now

Refine Your Search

asic/fpga engineer jobs

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

Senior FPGA Engineer

Design Verification Engineer (remote position)

FPGA Design Verification Engineer

ASIC/FPGA Design Verification Engineer

ASIC/FPGA Functional Verification Applications Engineer - Boston/Baltimore/Raleigh

ASIC Validation Engineer

ASIC Verification Engineer

Senior FPGA/DSP Engineer

Senior Design Verification Engineer (remote position)

FPGA/ASIC Design Engineer (Silicon Engineering)

FPGA Engineer

Applications Engineer - FPGA Prototyping

ASIC/FPGA Senior Verification Engineer - Milwaukee, WI or Mayfield Heights, OH

FPGA/ASIC Design Engineer (Secret) – Reston, VA – 5137

ASIC verification engineer

Semiconduct Engineer I

RTL Design Engineer (Silicon Engineering)

ASIC Design Engineer

SLD FPGA Verification Engineer III - Lunar Permanence

I want to receive the latest job alert for asic/fpga engineer

Related Searches

Explore jobs in more locations

What You'll Do

Required Qualifications

Preferred Qualifications

Job Seeker Tools

Employer Tools

Browse

Stay Connected