Top 91 Asic design memory controller Jobs

Memory Control Design Engineer
Qualcomm —San Diego, CA
- $115,600 - $173,400 a year
- Engineering
- Mid-level
- 3 years
3D Memory Chip Architect and Design, Principal Engineer
Qualcomm —Hillsboro, OR
- $192,000 - $288,000 a year
- Computer science
- Computer Science
- Engineering
Next-Gen, High-Speed Memory Subsystem ASIC Digital Design Engineer
Qualcomm —San Diego, CA
- $140,000 - $210,000 a year
- Computer Science
- Engineering
- Mid-level
Senior ASIC Design Engineer – Processor Subsystem
E-Space —Saratoga, CA
- $150,000 - $220,000 a year
- Weekends as needed
- 7 years
- Office
- Master's degree
- Paid holidays
- Paid time off
Distinguished Technologist, ASIC Design Architect
Hewlett Packard Enterprise —Westford, MA
- $183,000 - $389,500 a year
- Full-time
- 11+ years
- Office
- Master's degree
Staff Engineer, ASIC Design Verification
Samsung Semiconductor —San Jose, CA
- $163,000 - $253,000 a year
- Computer science
- Computer Science
- C++
Lead Hardware Design Validation Engineer - Memory Subsystem
NVIDIA —Santa Clara, CA
- $168,000 - $322,000 a year
- Full-time
- Master's degree
- Scripting
- Linux
Next-Gen, High-Speed HBM, LPDDR Memory Subsystem ASIC Digital Design Engineer
Qualcomm —San Diego, CA
- $140,000 - $210,000 a year
- Engineering
- Office
- 3 years
Member of Technical Staff - Microarchitect / RTL Design
Architect Labs —Palo Alto, CA
- Full-time
- Master's degree
- Doctor of Philosophy
- Senior level
Quick Apply
Senior Design Engineer
FLC Technology Group —Santa Clara, CA
- Master's degree
- Senior level
- Electrical Engineering
Sr. Digital ASIC Engineer
Skyworks Solutions —Hillsboro, OR
- $91,200 - $177,200 a year
- Doctor of Philosophy
- Senior level
- Electrical Engineering
- Employee stock purchase plan
- Health insurance
Staff Logic Design Engineer
Teledyne Technologies Inc. —Milpitas, CA
- $141,900 - $189,200 a year
- Full-time
- 7 years
- Bachelor of Science
- Continuous improvement
ASIC RTL Design Engineer, Ethernet IP & SoC Integration, AI Hardware
Tesla —Palo Alto, CA
- $128,000 - $312,000 a year
- Full-time
- 3 years
- Senior level
- Electrical Engineering
- Commuter assistance
- Health savings account
Senior Memory Controller Verification Engineer
NVIDIA —Santa Clara, CA
- $136,000 - $264,500 a year
- Full-time
- Hybrid work
- Software troubleshooting
- Bachelor of Science
- 3 years
Senior Principal Engineer Digital ASIC Design/Manager
Tubis Technology, Inc. —San Diego, CA
- $214,000 - $348,000 a year
- Online Application
- Bachelor of Science
- 11+ years
- Scripting
- Paid holidays
- Health insurance
Quick Apply
Senior Digital Design Engineer
FLC Technology Group —Santa Clara, CA
- Senior level
- Electrical Engineering
- 2 years
ASIC RTL Design Engineer, Interconnect & Memory Systems
Tesla —Palo Alto, CA
- $128,000 - $312,000 a year
- Full-time
- Computer science
- Computer Science
- 3 years
- Commuter assistance
- Health savings account
Member of Technical Staff - Design Verification
Architect Labs —Palo Alto, CA
- Full-time
- Master's degree
- Doctor of Philosophy
- Senior level
Quick Apply
Senior Memory Subsystem Firmware Engineer
NVIDIA —Santa Clara, CA
- $152,000 - $241,500 a year
- Full-time
- Hybrid work
- Computer science
- Computer Science
- Bachelor of Science
Technical Director Memory Controller Architect
Rambus —San Jose, CA
- $189,700 - $352,300 a year
- Full-time
- Hybrid work
- Bachelor of Science
- System design
- 11+ years
- Employee stock purchase plan
- Health insurance

I want to receive the latest job alert for asic design memory controller

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

asic design memory controller jobs near

Technical Designer jobs in Palo Alto, CA

Verification Engineer jobs in Santa Clara, CA

Design Engineer jobs in Palo Alto, CA

Digital Designer jobs in San Diego, CA

Firmware Engineer jobs in Santa Clara, CA

Controls Engineer jobs in San Diego, CA

Senior System Engineer jobs in Santa Clara, CA

Design Verification Engineer jobs in San Jose, CA

Technical Designer jobs in Fort Lauderdale, FL

Ux Designer jobs in Atlanta, GA

Technical Writer jobs in Cleveland, OH

Technical Designer jobs in Montana

Technical Designer jobs in Ohio

Assistant Principal jobs in Brooklyn, NY

Principal Ai Architect jobs in San Jose, CA

Principal Ai Architect jobs in Carrollton, TX

Data Architect jobs in Nashville, TN

School Principal jobs in Louisiana

Principal Ai Architect jobs in Madison, WI

Principal Ai Architect jobs in Redwood City, CA

Memory Control Design Engineer

Qualcomm -
San Diego, CA

Apply Now

Job Details

$115,600 - $173,400 a year

Benefits

Qualifications

Engineering
Mid-level
3 years
Bachelor's degree in engineering
Digital circuit design
C
Doctor of Philosophy
System validation
Design engineering
System architecture design
System deployment
ARM
Simulation analysis
Master's degree in engineering
Design of individual components
Debugging
Microprocessors

Full Job Description

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all.

QCT Memory Controller Design Team is looking for ASIC Design Engineers for the next generation high speed DDR Controllers. The front end of the DDR controller interfaces to the rest of the system such as CPU, DSP, Multimedia Processors and the engineer is expected to be responsible for enabling high speed (1Ghz+) designs in QCT products.

The candidate will work on architecture, design, and deployment of the Memory Controllers for the LPDDR/PCDDR technologies into QCT products. You will develop or contribute to the development of design specifications and drive the micro-architecture of portions of the logic design. You will implement and deliver RTL and work with verification engineers to deliver high quality designs. You will be responsible for debugging your designs and also provide debug support when integrated into the rest of the chip. Synthesis, Timing Closure, Physical Design Support, Gate Level Simulations, Power Analysis are expected to be key tasks. You will also participate in C/C++ modeling of memory controller IP. You will make regular contributions to the overall improvement in design methodology to drive productivity and quality of results.

Experience with the following:

DDR controller architectures especially the front end interfacing to the CPU, DSP, and multimedia processors
Experience with x86 or ARM CPU/bus architectures
3-8 years experience

Minimum Qualifications:

Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

OR
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits :

$115,600.00 - $173,400.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link .

If you would like more information about this role, please contact Qualcomm Careers .

Apply Now

Refine Your Search

asic design memory controller jobs

Memory Control Design Engineer

3D Memory Chip Architect and Design, Principal Engineer

Next-Gen, High-Speed Memory Subsystem ASIC Digital Design Engineer

Senior ASIC Design Engineer – Processor Subsystem

Distinguished Technologist, ASIC Design Architect

Staff Engineer, ASIC Design Verification

Lead Hardware Design Validation Engineer - Memory Subsystem

Next-Gen, High-Speed HBM, LPDDR Memory Subsystem ASIC Digital Design Engineer

Member of Technical Staff - Microarchitect / RTL Design

Senior Design Engineer

Sr. Digital ASIC Engineer

Staff Logic Design Engineer

ASIC RTL Design Engineer, Ethernet IP & SoC Integration, AI Hardware

Senior Memory Controller Verification Engineer

Senior Principal Engineer Digital ASIC Design/Manager

Senior Digital Design Engineer

ASIC RTL Design Engineer, Interconnect & Memory Systems

Member of Technical Staff - Design Verification

Senior Memory Subsystem Firmware Engineer

Technical Director Memory Controller Architect

I want to receive the latest job alert for asic design memory controller

Related Searches

Explore jobs in more locations

Company:

Job Area:

Job Seeker Tools

Employer Tools

Browse

Stay Connected