Top 1299 Asic verification engineer Jobs

Lead ASIC DFT Engineer
Cyient —San Jose, CA
- $80 - $85 an hour
- Full-time
- Analysis skills
- Mentoring
- In-person
Quick Apply
FPGA/ASIC Verification Engineer
Grammar LLC —Rochester, NY
- $90,500 - $197,500 a year
- 8 hour shift
- Java
- Bachelor's degree
- Linux
- Paid holidays
- Disability insurance
Quick Apply
Advanced ASIC FPGA Engineer
General Dynamics Mission Systems, Inc —Pittsfield, MA
- $128,854 - $142,947 a year
- Full-time
- Data analysis skills
- Research
- 3 years
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Senior ASIC Digital Design Engineer
General Dynamics Mission Systems, Inc —Annapolis Junction, MD
- $142,166 - $150,000 a year
- Full-time
- Hybrid work
- Computer Science
- 3 years
- Master's degree
ASIC Design Verification Engineer
Positron AI —Remote
- $200,000 - $350,000 a year
- Full-time
- Remote
- Master's degree
- 8 years
- Analysis skills
Quick Apply
ASIC Verification Engineer
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- Computer science
- Computer Science
- Research
SoC Verification Engineer
Insilico —Austin, TX
- Contract
- Mid-level
Quick Apply
Infrastructure Verification Engineer
TechBiz Global GmbH —Los Angeles, CA
- Full-time
- Remote
- Mid-level
- Analysis skills
- Linux
Quick Apply
Senior Electrical Engineer - ASIC/FPGA Verification (Onsite)
Collins Aerospace —Cedar Rapids, IA
- $86,800 - $165,200 a year
- Full-time
- 3 years
- Scripting
- In-person
- Paid holidays
- Loan repayment program
Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $122,785 - $136,215 a year
- Full-time
- Hybrid work
- Data analysis skills
- Research
- 3 years
Advanced FPGA Engineer
APR Consulting Inc —Bloomington, MN
- $81.92 an hour
- Contract
- Research
- 3 years
- Master's degree
Quick Apply
Design Verification Engineer (remote position)
Correct Designs —Austin, TX
- Contract
- Mid-level
- 3 years
- Analysis skills
- Retirement plan
Quick Apply
ASIC Verification Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $100,000 - $189,750 a year
- Full-time
- Computer science
- Computer Science
- Bachelor of Science
14d
Senior ASIC Verification Engineer
NVIDIA —Santa Clara, CA
- $168,000 - $310,500 a year
- Full-time
- Hybrid work
- 6 years
- Computer Science
- Analysis skills
Senior Design Verification Engineer (remote position)
Correct Designs —Austin, TX
- Contract
- 8 years
- Analysis skills
- In-person
- Retirement plan
Quick Apply
ASIC Clocks Verification Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- Hybrid work
- Mid-level
- Master's degree
- Experience equivalent to degree accepted
ASIC Design Verification Engineer
Broadcom —Irvine, CA
- $129,400 - $207,000 a year
- Full-time
- 3 years
- Master's degree
- Bachelor's degree
- Employee stock purchase plan
- Paid holidays
FPGA Design Manager / Section Lead
BAE Systems Inc. —Totowa, NJ
- $153,377 - $260,743 a year
- Full-time
- Hybrid work
- Microsoft Word
- Computer Science
- Master's degree
- Health savings account
- Paid holidays
Principal ASIC Architect - Memory Systems & AI Interconnects
Everforth —South Boston, MA
- $200,000 - $300,000 a year
- Full-time
- Computer Science
- System design
- Doctor of Philosophy
- Relocation assistance
- Health insurance
14d

I want to receive the latest job alert for asic verification engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

asic verification engineer jobs near

Design Verification Engineer jobs in Remote

Verification Engineer jobs in Santa Clara, CA

Verification Engineer jobs in Los Angeles, CA

Design Verification Engineer jobs in Irvine, CA

Senior Electrical Engineer jobs in Cedar Rapids, IA

Fpga Engineer jobs in Rochester, NY

Fpga Engineer jobs in Bloomington, MN

Design Verification Engineer jobs in Chandler, AZ

Graphic Design jobs in Metairie, LA

Remote Medical Insurance Verification jobs in California

Design Verification Engineer jobs in California

Design Verification Engineer jobs in North Chicago, IL

Design Verification Engineer jobs in Maynard, MA

Verification Engineer jobs in Sacramento, CA

Verification Engineer jobs in Minneapolis, MN

Verification Engineer jobs in Redmond, WA

Verification Engineer jobs in New York, NY

Industrial Engineer jobs in Fort Worth, TX

Verification Engineer jobs in Wisconsin

Materials Engineer jobs in Washington, DC

Lead ASIC DFT Engineer

Cyient -
San Jose, CA

Quick Apply

Job Details

Full-time | Contract
$80 - $85 an hour

Qualifications

Analog circuit design
Engineering development testing
Electronics functional testing
Integrated circuits (ICs)
Ramps
Analysis skills
SoC
System architecture design
Simulation tools
Root cause analysis
Test analysis
Python
Debugging
Cross-functional communication

Full Job Description

Title - Lead ASIC DFT Engineer

Location – San Jose, CA.

Duration - Contract

Job Description

Experience

10+ years of hands-on experience in ASIC Design-for-Test (DFT)

Role Summary

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.

Key Responsibilities

Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
Act as a technical escalation point for advanced DFT and post-silicon debug issues.
Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.

Required Skills & Qualifications

Strong hands-on experience in ASIC DFT with end-to-end ownership.
Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
Experience with MBIST implementation and verification; SMS experience preferred.
Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
Proven post-silicon debug and silicon bring-up experience.
Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
Strong communication skills and the ability to work independently with minimal ramp-up.

Preferred Experience

MBIST post-silicon validation.
ATPG simulations and fault coverage debug.
DFT RTL, DFD, DFT verification, and IP-level DFT integration.
DFT SDC creation and DFT timing closure support.
Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
TCL/PERL scripting for DFT automation, reporting, and debug.
Experience working across multiple ASIC technology nodes and complex product development cycles.
Familiarity with yield learning, diagnosis, and manufacturing test optimization.

Pay: $80.00 - $85.00 per hour

Work Location: In person

Quick Apply

Refine Your Search

asic verification engineer jobs

Lead ASIC DFT Engineer

FPGA/ASIC Verification Engineer

Advanced ASIC FPGA Engineer

Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions

Senior ASIC Digital Design Engineer

ASIC Design Verification Engineer

ASIC Verification Engineer

SoC Verification Engineer

Infrastructure Verification Engineer

Senior Electrical Engineer - ASIC/FPGA Verification (Onsite)

Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)

Advanced FPGA Engineer

Design Verification Engineer (remote position)

ASIC Verification Engineer - New College Grad 2026

Senior ASIC Verification Engineer

Senior Design Verification Engineer (remote position)

ASIC Clocks Verification Engineer - New College Grad 2026

ASIC Design Verification Engineer

FPGA Design Manager / Section Lead

Principal ASIC Architect - Memory Systems & AI Interconnects

I want to receive the latest job alert for asic verification engineer

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected