Top 24708 Design/verification engineer Jobs

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Digital Design Engineer - Level 5 - Linthicum
Northrop Grumman —Linthicum Heights, MD
- $185,900 - $278,900 a year
- Overtime
- Computer science
- 7 years
- Computer Science
- Paid holidays
- Disability insurance
Design Engineer
Howmet Aerospace —Waco, TX
- Full-time
- Microsoft Excel
- Oracle
- No experience needed
Quick Apply
Mechanical Design Engineer (Entry Level)
New Vista Corporation —Baltimore, MD
- $28 - $31 an hour
- Full-time
- Analysis skills
- In-person
- Entry level
- Health savings account
- Paid holidays
Quick Apply
3d
Principal Design Verification Engineer
Everforth —San Jose, CA
- Full-time
- Data analysis skills
- Doctor of Philosophy
- Fair chance
- Dental insurance
- 401(k)
Quick Apply
Video Design Verification Engineer
Qualcomm —San Diego, CA
- $99,400 - $149,200 a year
- Computer Science
- Mid-level
- Master's degree
ASICS Design Verification Engineer
Qualcomm —San Diego, CA
- $98,500 - $147,700 a year
- Computer Science
- Engineering
- Mid-level
1d
Circuit Design Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $116,000 - $189,750 a year
- Full-time
- Data analysis skills
- Analysis skills
- Software development experience
Digital Design Engineer
Qualcomm —Santa Clara, CA
- $146,711 - $161,200 a year
- Computer Science
- Mid-level
- Master's degree
Systems Engineer - MBSE Specialist
SOUTHEASTERN COMP CONSULTANTS INC —King George, VA
- Computer science
- Bachelor of Science
- 1 year
- Paid holidays
- Health insurance
Engineer V in San Diego
cGMPnow —San Diego County, CA
- $145,000 - $175,000 a year
- Full-time
- Hybrid work
- Microsoft Outlook
- Customer service
- Bachelor of Science
- Profit sharing
- Paid training
12d
Project Engineer
CTL|Thompson, Inc. —Bozeman, MT
- $80,000 - $100,000 a year
- Full-time
- Clean driving record
- Construction site
- 5 years
- Profit sharing
- Health savings account
10d
Staff Engineer, Design Engineering
Celestica —San Jose, CA
- Computer science
- 6 years
- Doctoral degree
Outside Sales Rep (Ohio)
Neenah Foundry Company —Neenah, WI
- From $73,500 a year
- Weekends as needed
- Background check
- Clean driving record
- Microsoft Excel
Test Engineer II/III
Crane Aerospace & Electronics —Burbank, CA
- $95,700 - $138,584 a year
- Full-time
- Background check
- Bachelor of Science
- Pass drug screening
- Paid holidays
- Disability insurance
Test Engineer - Fluids | New Glenn (Mid to Senior | D and 3rd Shift)
Blue Origin —Florida
- Background check
- Management
- Schematics
- Paid parental leave
- Paid holidays
Commissioning Engineer
Sustainable Comfort, Inc. —Rochester, NY
- $73,000 - $110,000 a year
- Full-time
- Clean driving record
- 5 years
- Driver's License
- Health insurance
- Dental insurance
3d
Commissioning Engineer
Sustainable Comfort, Inc. —Syracuse, NY
- $73,000 - $110,000 a year
- Full-time
- Clean driving record
- 5 years
- Driver's License
- Health insurance
- Dental insurance
3d
Commissioning Engineer
Sustainable Comfort, Inc. —Albany, NY
- $73,000 - $110,000 a year
- Full-time
- Clean driving record
- 5 years
- Driver's License
- Health insurance
- Dental insurance
3d
Manufacturing Engineer II
Hamilton Medical, Inc. —Reno, NV
- $65,000 - $120,000 a year
- Full-time
- 5 years
- Research
- Mid-level
- Disability insurance
- Health insurance

I want to receive the latest job alert for design/verification engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

design/verification engineer jobs near

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

General Dynamics Mission Systems, Inc -
Scottsdale, AZ

Apply Now

Job Details

Full-time
$135,396 - $150,205 a year

Qualifications

Verification (System development task)
Metrics Reporting
Technical report writing
Debugging
Test Planning (Quality assurance practices)

Full Job Description

Basic Qualifications :

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a minimum of 3 years of relevant experience.

CLEARANCE REQUIREMENTS: Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position:

What You'll Do

Take ownership, lead, develop and maintain UVM-based and non-UVM-based verification environments for complex FPGA designs including cryptographic engines, protocol interfaces, and system-level integration testbenches
Create comprehensive verification plans with functional coverage models, coverage goals, and closure criteria aligned to design specifications
Implement constrained-random stimulus generators, monitors, scoreboards, and functional coverage collectors using SystemVerilog, VHDL and UVM
Drive code coverage (statement, branch, condition, expression, toggle) and functional coverage to closure, analyzing coverage holes and developing targeted stimulus to fill gaps
Develop and maintain automated simulation regression suites that run across multiple test configurations and random seeds
- including nightly regression runs, coverage trend tracking, and automated results reporting using Jenkins, GitLab CI, or similar platforms
Perform assertion-based verification (ABV) using SystemVerilog Assertions (SVA) to capture protocol rules, interface contracts, and design invariants
Debug complex design issues using waveform analysis (QuestaSim, Vivado), assertion failures, and coverage-driven investigation
Collaborate closely with FPGA design engineers during architecture definition to ensure designs are verification-friendly and observable
Review and contribute to design specifications, interface control documents, and verification closure reports
Mentor junior verification engineers on UVM methodology, coverage-driven verification practices, and debugging techniques
Support formal verification activities including property checking, connectivity verification, and equivalence checking where applicable

Required Qualifications

Strong proficiency in SystemVerilog for verification, VHDL for verification including constrained-random stimulus, functional coverage, and assertions
Hands-on experience with UVM (Universal Verification Methodology) including environment architecture, component development, and sequence libraries
Experience with industry-standard simulation tools: QuestaSim/ModelSim Simulators
Demonstrated ability to develop verification plans, define coverage models, and drive coverage to closure
Experience with code coverage metrics (statement, branch, condition, expression, toggle) and coverage analysis workflows
Proficiency in VHDL and/or Verilog for reading and understanding design RTL
Experience with waveform debugging and signal-level analysis
Understanding of AXI-Stream, AXI4, and similar on-chip bus protocols from a verification perspective
Knowledge of clock domain crossing (CDC) verification concepts and metastability analysis
Strong written and verbal communication skills for verification plans, coverage reports, and technical presentations
S. Citizenship and ability to obtain/maintain a Secret security clearance

Preferred Qualifications

Experience verifying cryptographic hardware implementations (AES, GCM, SHA, ECC, RSA, or similar)
- including automated regression management, seed management, and coverage merging
Proficiency in scripting languages (Python, Tcl, Bash, Perl) for verification automation, log parsing, and results analysis
Experience with Xilinx Vivado Design Suite and FPGA-specific verification challenges (timing simulation, post-synthesis/post-route verification)
Knowledge of CDC analysis tools (Questa CDC) and lint/design rule checking tools
Experience with emulation or prototyping platforms for hardware-in-the-loop verification
Knowledge of AXI protocol specification and Questa verification IP (QVIP) usage for protocol compliance checking
Experience with version control (Git), code review processes, and collaborative development workflows

Salary Note: This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range: USD $135,396.00 - USD $150,205.00 /Yr. Company Overview:

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Apply Now

Refine Your Search

design/verification engineer jobs

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

Digital Design Engineer - Level 5 - Linthicum

Design Engineer

Mechanical Design Engineer (Entry Level)

Principal Design Verification Engineer

Video Design Verification Engineer

ASICS Design Verification Engineer

Circuit Design Engineer - New College Grad 2026

Digital Design Engineer

Systems Engineer - MBSE Specialist

Engineer V in San Diego

Project Engineer

Staff Engineer, Design Engineering

Outside Sales Rep (Ohio)

Test Engineer II/III

Test Engineer - Fluids | New Glenn (Mid to Senior | D and 3rd Shift)

Commissioning Engineer

Commissioning Engineer

Commissioning Engineer

Manufacturing Engineer II

I want to receive the latest job alert for design/verification engineer

Related Searches

Explore jobs in more locations

What You'll Do

Required Qualifications

Preferred Qualifications

Job Seeker Tools

Employer Tools

Browse

Stay Connected