Top 1169 Dft design engineer Jobs

DFT Design Engineer
Cadence Design Systems —Austin, TX
- Full-time
- Mid-level
- Analysis skills
- 2 years
DFT Engineer
Broadcom —San Jose, CA
- $120,000 - $192,000 a year
- Full-time
- 8 years
- Analysis skills
- Bachelor's degree
- Employee stock purchase plan
- Paid holidays
DFT Engineer - New College Grad
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- Analysis skills
- Mentoring
- Entry level
Design Engineer
Broadcom —San Jose, CA
- $143,800 - $230,000 a year
- Full-time
- Analysis skills
- Fair chance
- Senior level
- Employee stock purchase plan
- Paid holidays
Memory Circuit Design Engineer
Broadcom —Mendota Heights, MN
- $91,000 - $146,000 a year
- Full-time
- 5 years
- Bachelor of Science
- Writing skills
- Employee stock purchase plan
- Paid holidays
Staff Memory Circuit Design Engineer
Broadcom —Irvine, CA
- $108,000 - $172,800 a year
- Full-time
- Bachelor of Science
- Writing skills
- Data analysis skills
- Employee stock purchase plan
- Paid holidays
Digital Design Engineer
Syntiant —San Diego, CA
- $190,000 - $220,000 a year
- Full-time
- English
- Senior level
- Communication skills
- Health savings account
- AD&D insurance
Quick Apply
ASIC DFT STA Engineer
Cisco Systems —San Jose, CA
- $146,700 - $277,600 a year
- Full-time
- Master's degree
- Analysis skills
- Bachelor's degree
- Paid parental leave
- Paid holidays
ASIC Clocks Design Engineer - New College Grad 2026
NVIDIA —Austin, TX
- $100,000 - $189,750 a year
- Full-time
- Mid-level
- Electrical Engineering
Senior Electrical Engineer
Optical Zonu Corp. —Van Nuys, CA
- $100,000 - $175,000 a year
- Full-time
- Laboratory experience
- Analysis skills
- Continuous improvement
- Health insurance
- Dental insurance
Quick Apply
Test Engineer
Schweitzer Engineering Laboratories, Inc. —Lewiston, ID
- $84,200 - $170,400 a year
- Full-time
- Bachelor of Science
- Mid-level
- Residential
- Tuition reimbursement
- Employee stock ownership plan
Quick Apply
Test Engineer
Schweitzer Engineering Laboratories, Inc. —Pullman, WA
- $84,200 - $170,400 a year
- Full-time
- Bachelor of Science
- Mid-level
- Residential
- Tuition reimbursement
- Employee stock ownership plan
Quick Apply
Sr. Hardware Engineer-North Carolina
Allied Telesis —Cary, NC
- $110,000 - $130,000 a year
- Full-time
- 6 years
- Research
- Mentoring
Quick Apply
RF Test Development Engineer
Celestica —Maple Grove, MN
- $118,000 - $150,000 a year
- Full-time
- 7 years
- System design
- Office
- Disability insurance
- Health insurance
Staff Engineer, PCB Layout
Celestica —Austin, TX
- Office
- Travel
- Mentoring
Sr. Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning
Annapurna Labs (U.S.) Inc. —Cupertino, CA
- $183,000 - $247,600 a year
- Full-time
- Bachelor of Science
- Analysis skills
- Fair chance
- AD&D insurance
- Health insurance
6h
Lead ASIC DFT Engineer
Cyient —San Jose, CA
- $80 - $85 an hour
- Full-time
- Analysis skills
- Mentoring
- In-person
Quick Apply
Engines Manufacturing Engineer- (All Levels/All Shifts)
Blue Origin —Huntsville, AL
- Extended hours
- Background check
- Bachelor of Science
- DOT physical examination
- Paid parental leave
- Paid holidays
Lead ASIC DFT Engineer
Cyient —Remote
- From $100 an hour
- Full-time
- Remote
- Analysis skills
- Mentoring
- Senior level
Quick Apply
Engineering Laboratory Manager
Tech Talent Link —Kennewick, WA
- $140,000 - $165,000 a year
- Full-time
- Bachelor of Science
- Maintenance
- Analysis skills
- Health savings account
- Relocation assistance
Quick Apply
13d

I want to receive the latest job alert for dft design engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

DFT Design Engineer

Cadence Design Systems -
Austin, TX

Apply Now

Job Details

Full-time

Qualifications

Defect resolution root cause analysis
Engineering development testing
Verification (System development task)
Defect analysis
SoC
Digital circuit design
Design engineering
Developing automated testing protocols
Test analysis
Debugging
Failure analysis

Full Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

US citizenship Required

We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain insertion, compression scan technologies, memory built-in self-test (MBIST) and automatic test pattern generation (ATPG) is required for this position. Should follow systematic quality metrics driven ATPG pattern generation. It is highly desirable for candidate to possess hands-on knowledge of synthesis, verification and debugging Verilog testbenches.

Requirements;

Prior 2-10 years of professional experience in SoC/ASIC Digital Design with focus on Design for Test (DFT)
Should possess intimate knowledge of DFT insertion flows
Basic scan chain insertion using synthesis or other software tools
Experience in compression scan insertion, LBIST and other scan technologies
Intimate knowledge of memory build-in self-test (MBIST)
Expertise in Automatic Test Pattern Generation (ATPG) to achieve design test coverage goals
Debug and Analysis of failures to improve fault coverage
Verification of ATPG testbenches and debugging root cause of simulation mis-compares
Working knowledge of JTAG 1149.1/6, IEEE1500 and IEEE1687
Knowledge of timing analysis and equivalency checks would be added bonus
US citizenship Required
Ability to work in collaborative team environment
Prior experience with Cadence tools and flows is highly desirable
Should be able to finish DFT tasks independently
Strong problem-solving skills. Exhibit discipline, thoroughness, and methodical approach in solving problems
Ability to work with stakeholders across cross-functional teams – Architecture, Design, Internal and External Customers
Self-driven and committed individual who can work in a fast-paced project environment

We’re doing work that matters. Help us solve what others can’t.

Apply Now

Refine Your Search

dft design engineer jobs

DFT Design Engineer

DFT Engineer

DFT Engineer - New College Grad

Design Engineer

Memory Circuit Design Engineer

Staff Memory Circuit Design Engineer

Digital Design Engineer

ASIC DFT STA Engineer

ASIC Clocks Design Engineer - New College Grad 2026

Senior Electrical Engineer

Test Engineer

Test Engineer

Sr. Hardware Engineer-North Carolina

RF Test Development Engineer

Staff Engineer, PCB Layout

Sr. Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning

Lead ASIC DFT Engineer

Engines Manufacturing Engineer- (All Levels/All Shifts)

Lead ASIC DFT Engineer

Engineering Laboratory Manager

I want to receive the latest job alert for dft design engineer

Related Searches

Explore jobs in more locations

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We’re doing work that matters. Help us solve what others can’t.

Job Seeker Tools

Employer Tools

Browse

Stay Connected