Top 938 Dft design for test engineer Jobs

Design for Test (DFT) Engineer, Principal
Positron AI —Remote
- $200,000 - $350,000 a year
- Full-time
- Remote
- Bachelor of Science
- 11+ years
- Analysis skills
Quick Apply
11d
DFT (Design For Test) Engineer
Etched —San Jose, CA
- $150,000 - $275,000 a year
- Full-time
- Data analysis skills
- Research
- Office
- Health insurance
- Dental insurance
Product Engineer - Tessent Design for Test (DFT)
Siemens —Wilsonville, OR
- Full-time
- Hybrid work
- Computer Science
- Bachelor of Science
- English
DFT Engineer (Design for Test)
Selectmindsllc. —Santa Clara, CA
- $65 - $130 an hour
- Contract
- Background check
- 5 years
- In-person
Quick Apply
4d
Principal Engineer - Design For Test (DFT)
Marvell —Morrisville, NC
- $160,400 - $237,320 a year
- Full-time
- Computer Science
- Master's degree
- Doctor of Philosophy
- Employee stock purchase plan
Sr. Application Engineer - Tessent Design for Test (DFT)
Siemens —San Francisco, CA
- $293,400 a year
- Full-time
- Hybrid work
- Master's degree
- 8 years
- Analysis skills
Field Application Engineer - Tessent Design for Test (DFT)
Siemens —Santa Clara, OR
- $293,400 a year
- Full-time
- Hybrid work
- Master's degree
- 8 years
- Analysis skills
Design for Test (DFT) Engineer
Schweitzer Engineering Laboratories, Inc. —Boise, ID
- $84,200 - $170,400 a year
- Full-time
- Schematics
- Bachelor of Science
- Data analysis skills
- Paid holidays
- Disability insurance
Quick Apply
10d
Staff/Principal Engineer - HBM Design for Test (DFT)
Micron —Richardson, TX
- 5 years
- Master's degree
- Mentoring
- Employee stock purchase plan
- Paid holidays
DFT Engineer( Design for Testability)
Intone Networks —San Jose, CA
- Contract
- Computer science
- Computer Science
- Senior level
Principal Engineer - Design for Test
Microchip Technology —Chandler, AZ
- Full-time
- Analysis skills
- Continuous improvement
- Travel
Senior/Staff Design for Test Engineer
OLIX —Austin, TX
- $321,000 a year
- Full-time
- Office
- Residential
- Mentoring
- Retirement plan
Principal Engineer – HBM Design for Test (DFT)
Micron —Richardson, TX
- Master's degree
- 8 years
- Senior level
- Employee stock purchase plan
- Paid holidays
Senior Applied AI and AI Infrastructure Engineer - Chip Design and DFX
NVIDIA —Santa Clara, CA
- $200,000 - $379,500 a year
- Full-time
- Azure
- 6 years
- Master's degree
New College Grad - Design Engineer, HBM DFT
Micron —Richardson, TX
- Master's degree
- Electrical Engineering
- Entry level
- Employee stock purchase plan
- Paid holidays
CPU Circuit Design Engineer
Intel —Austin, TX
- $91,150 - $172,860 a year
- Full-time
- Master's degree
- 1 year
- Electrical Engineering
- Health insurance
Design Engineer I - II or Senior Design Engineer, Texas Institute for Electronics
University of Texas at Austin —Austin, TX
- Urgently hiring
- Doctoral degree
- Mid-level
- 3 years
- Paid holidays
- Disability insurance
DFT Design Engineer I, AWS Machine Learning Acceleration
Annapurna Labs (U.S.) Inc. —Austin, TX
- $104,000 - $185,000 a year
- Full-time
- Mid-level
- Electrical Engineering
- Python
DFT Engineer - New College Grad
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- Analysis skills
- Mentoring
- Entry level
Senior Design Engineer (Remote)
Collins Aerospace —Columbia, SC
- $86,800 - $165,200 a year
- Full-time
- Remote
- 3 years
- Travel
- Mentoring
- Paid holidays
- Loan repayment program
12d

I want to receive the latest job alert for dft design for test engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

dft design for test engineer jobs near

Field Application Engineer jobs in San Francisco, CA

Principal Software Engineer jobs in Richardson, TX

Machine Learning Engineer jobs in Austin, TX

Design Engineer jobs in Richardson, TX

Test Engineer jobs in San Jose, CA

Senior Test Engineer jobs in Austin, TX

Infrastructure Engineer jobs in Santa Clara, CA

Senior Design Engineer jobs in Austin, TX

Test Engineer jobs in Remote

Test Engineer jobs in Boise, ID

Principal Software Engineer jobs in Chandler, AZ

Circuit Design Engineer jobs in Austin, TX

Engineer jobs in Santa Clara, CA

Clinical Application Specialist jobs in Dallas, TX

Field Application Engineer jobs in Columbus, OH

Field Application Engineer jobs in Houston, TX

Field Application Engineer jobs in Indiana

Clinical Application Specialist jobs in Philadelphia, PA

Field Application Engineer jobs in Salt Lake City, UT

Principal Software Engineer jobs in West Allis, WI

Design for Test (DFT) Engineer, Principal

Positron AI
Remote

Quick Apply

Job Details

Full-time
$200,000 - $350,000 a year
11 days ago

Qualifications

Engineering development testing
Verification (System development task)
Tooling
Integrated circuits (ICs)
Electronics test specifications
Verilog
Collaboration with product development teams
SoC
Cross-functional team management
Debugging
Cross-functional communication

Full Job Description

About Positron AI

Positron AI specializes in developing custom hardware systems to accelerate AI inference. These inference systems offer significant performance and efficiency gains over traditional GPU-based systems, delivering advantages in both performance per dollar and performance per watt. Positron exists to create the world's best AI inference systems.

Role Overview

Positron AI is building next-generation AI inference accelerators, starting with our first ASIC, Asimov, with additional generations already underway. As Principal DFT Engineer, you'll own DFT and DFx strategy end-to-end: defining the DFT architecture for our accelerators, integrating it into internal RTL and third-party IP, driving implementation with our backend design partner, and ensuring high-quality silicon bring-up through comprehensive pre-silicon validation. This is a hands-on, technical ownership role spanning architecture through tapeout and into first silicon, not a coordination role.

Key Responsibilities

Own the Positron DFT strategy

Define and maintain the DFT architecture for Asimov and future ASIC generations.
Develop long-term DFT and DFx roadmaps aligned with product quality, manufacturing, yield, diagnostics, and reliability objectives.
Establish DFT design standards, review processes, signoff criteria, and best practices across the engineering organization.

Hands-on DFT implementation

Architect and implement scan insertion, compression, ATPG, memory BIST, logic BIST (where appropriate), boundary scan / IEEE 1149.x, IJTAG / IEEE 1687 infrastructure, and debug/observability features.
Integrate DFT into internally developed RTL.
Evaluate and integrate DFT capabilities from third-party IP providers.
Work directly in RTL, synthesis, and DFT tool flows.

Drive pre-silicon DFT verification

Develop comprehensive DFT verification plans.
Validate DFT functionality through simulation and gate-level verification.
Ensure structural coverage targets are achieved before tapeout.
Drive DDA, stuck-at, transition, cell-aware, and power-aware ATPG strategies.
Own DFT signoff.

Partner with Physical Design

Work closely with backend implementation teams to ensure successful physical realization of DFT architecture.
Guide scan chain partitioning, compression planning, and test clock architecture.
Address power-aware test implementation, timing closure considerations, and test mode integration.

Own external DFT execution

Serve as Positron's technical lead for all DFT work performed by external design services partners.
Review implementation quality and conduct design reviews.
Drive issue resolution.
Define deliverables and acceptance criteria.
Ensure external work meets Positron quality standards.

Cross-functional leadership

Partner closely with RTL designers, design verification, physical design, package and test engineering, firmware, system software, and silicon validation to ensure DFT is designed in from architecture through silicon bring-up.

AI-enabled engineering

Leverage modern AI tools to improve engineering productivity, including automated review of DFT reports, ATPG analysis, coverage analysis, regression triage, documentation generation, workflow automation, and agentic engineering assistants.
Continuously evaluate new AI techniques that accelerate DFT development while improving quality.

Required Qualifications

BS, MS, or PhD in Electrical Engineering or Computer Engineering
12+ years of ASIC development experience
Extensive hands-on DFT implementation experience on complex SoCs, with multiple successful production tapeouts
Strong understanding of scan architectures, ATPG, memory BIST, logic BIST, boundary scan, IJTAG, test compression, fault models, and structural coverage analysis
Experience with leading DFT tool suites (e.g., Siemens Tessent, Synopsys TestMAX DFT, Cadence Modus, or equivalent)
Strong RTL skills using Verilog/SystemVerilog
Experience with synthesis and gate-level verification
Strong scripting skills (Python, Tcl, Perl, or similar)
Excellent debugging skills across RTL, netlists, and silicon test
Demonstrated ability to drive technical execution across cross-functional engineering teams

Preferred Qualifications

Experience with high-performance AI accelerators, GPUs, CPUs, networking ASICs, PCIe, HBM, LPDDR, or chiplet architectures
High-speed SerDes and advanced process nodes (5nm and below)
Low-power design, yield enhancement methodologies, and manufacturing test optimization
Silicon bring-up, failure analysis, and post-silicon debug
Secure manufacturing and DFT: understanding of the interaction between secure boot, hardware root of trust, scan access control, fuse programming, key management, and production test
In-system debug and observability: experience architecting debug infrastructure (trace, event logging, test registers, scan visibility) that accelerates emulation and first-silicon bring-up
Emulation and pre-silicon validation: familiarity with Palladium/ZeBu/Veloce or FPGA prototyping to validate DFT features before tapeout
Third-party IP integration: experience auditing, integrating, and validating DFT collateral from multiple IP vendors to ensure a coherent full-chip DFT architecture, not just block-level stitching

Leveling & Scope

While this role is currently posted at a specific level, we are a growth-oriented organization and are open to hiring at a more senior level for the right candidate. Please note that this job description serves as a focused but generalized overview of the role; specific responsibilities and impact expectations will be tailored to the experience and seniority of the final hire.

Why Join Us?

Be part of a rapidly growing AI startup shaping the future of AI hardware
Work on groundbreaking technology with a highly skilled and passionate team
Competitive salary, equity, and comprehensive benefits package
Flexible work environment with remote work options

If you are excited about ensuring the highest quality AI hardware and leading an advanced team, we want to hear from you! Apply today.

Compensation and Benefits

The base salary range for this role is $200,000 – $350,000.

Please note that the figures provided represent the base salary range only and do not include other elements of our total compensation package, equity, or comprehensive benefits.

At Positron AI, we value the unique expertise each candidate brings. While the range above reflects our typical expectation for the position, we reserve the flexibility to exceed this range for candidates whose specialized skills, significant experience, or unique qualifications fall outside the standard scope of the role. Final offers are determined based on a variety of factors, including internal equity and individual impact.

Equal Opportunity Employer. If you’re excited about the role but don’t meet every bullet, we’d still love to hear from you.

Quick Apply

Refine Your Search

dft design for test engineer jobs

Design for Test (DFT) Engineer, Principal

DFT (Design For Test) Engineer

Product Engineer - Tessent Design for Test (DFT)

DFT Engineer (Design for Test)

Principal Engineer - Design For Test (DFT)

Sr. Application Engineer - Tessent Design for Test (DFT)

Field Application Engineer - Tessent Design for Test (DFT)

Design for Test (DFT) Engineer

Staff/Principal Engineer - HBM Design for Test (DFT)

DFT Engineer( Design for Testability)

Principal Engineer - Design for Test

Senior/Staff Design for Test Engineer

Principal Engineer – HBM Design for Test (DFT)

Senior Applied AI and AI Infrastructure Engineer - Chip Design and DFX

New College Grad - Design Engineer, HBM DFT

CPU Circuit Design Engineer

Design Engineer I - II or Senior Design Engineer, Texas Institute for Electronics

DFT Design Engineer I, AWS Machine Learning Acceleration

DFT Engineer - New College Grad

Senior Design Engineer (Remote)

I want to receive the latest job alert for dft design for test engineer

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected