Top 1130 Dft engineer Jobs

ASIC DFT Engineer
Cisco Systems, Inc. —San Jose, CA
- $125,300 - $186,800 a year
- Full-time
- CAD
- Master's degree
- Senior level
Quick Apply
DFT Engineer
Broadcom —San Jose, CA
- $141,300 - $226,000 a year
- Full-time
- C++
- Fair chance
- Senior level
- Employee stock purchase plan
- Paid holidays
DFT Engineer - New College Grad
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- CAD
- Analysis skills
- Mentoring
Lead ASIC DFT Engineer
ZK Technologies —Remote
- $115,496.06 - $139,092.03 a year
- Contract
- Remote
- Analysis skills
- Mentoring
- Senior level
Quick Apply
DFT Engineer
Qualcomm —Santa Clara, CA
- $140,000 - $210,000 a year
- Engineering
- Doctor of Philosophy
- In-person
11d
ASIC DFT Engineer
Broadcom —San Jose, CA
- $141,300 - $226,000 a year
- Full-time
- Master's degree
- Bachelor's degree
- Fair chance
- Employee stock purchase plan
- Paid holidays
DFT Engineer
Retym —Austin, TX
- Full-time
- Master's degree
- Analysis skills
- Senior level
DFT Engineer
Delos Data Inc —Palo Alto, CA
- $160,000 - $230,000 a year
- Full-time
- Remote
- 5 years
- Master's degree
- Analysis skills
- 401(k)
Quick Apply
DFT Engineer
Wipro Limited —Mountain View, CA
- $45,000 - $121,000 a year
- Pass drug screening
- Mid-level
- 3 years
- Disability insurance
- Health insurance
Materials Engineer, DFT & MD, Terafab
Tesla —Austin, TX
- Full-time
- Mid-level
- 3 years
- Databases
- Commuter assistance
- Health savings account
DFT Design Engineer
Cadence Design Systems —Austin, TX
- Full-time
- Mid-level
- Analysis skills
- 2 years
ASIC DFT STA Engineer
Cisco Systems —San Jose, CA
- $146,700 - $277,600 a year
- Full-time
- Master's degree
- Analysis skills
- Bachelor's degree
- Paid parental leave
- Paid holidays
13d
ASIC DFT Engineer
Cisco Systems —San Jose, CA
- $135,800 - $252,000 a year
- Full-time
- Hybrid work
- 5 years
- Master's degree
- US work authorization
- Paid parental leave
- Paid holidays
13d
Senior DFT Engineer
NVIDIA —Santa Clara, CA
- $168,000 - $310,500 a year
- Full-time
- Hybrid work
- 6 years
- Doctor of Philosophy
- Mentoring
Principal DFT Engineer
Fortell Research —San Jose, CA
- $160,000 - $300,000 a year
- Full-time
- Analysis skills
- Travel
- Scripting
Test Engineer
Schweitzer Engineering Laboratories, Inc. —Pullman, WA
- $84,200 - $170,400 a year
- Full-time
- Bachelor of Science
- Mid-level
- Residential
- Tuition reimbursement
- Employee stock ownership plan
Quick Apply
Lead ASIC DFT Engineer
Cyient —San Jose, CA
- $80 - $85 an hour
- Full-time
- Analysis skills
- Mentoring
- In-person
Quick Apply
Test Engineer
Schweitzer Engineering Laboratories, Inc. —Lewiston, ID
- $84,200 - $170,400 a year
- Full-time
- Bachelor of Science
- Mid-level
- Residential
- Tuition reimbursement
- Employee stock ownership plan
Quick Apply
Engines Manufacturing Engineer- (All Levels/All Shifts)
Blue Origin —Huntsville, AL
- Extended hours
- Background check
- Bachelor of Science
- DOT physical examination
- Paid parental leave
- Paid holidays
Senior Software Engineer
Digital Force Technologies —San Diego, CA
- $150,000 - $180,000 a year
- Full-time
- 11+ years
- Java
- 8 years
- Free parking
- Health savings account
Quick Apply

I want to receive the latest job alert for dft engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

ASIC DFT Engineer

Cisco Systems, Inc. -
San Jose, CA

Quick Apply

Job Details

Full-time
$125,300 - $186,800 a year

Qualifications

Electrical engineering
Perl
Simulation tools
Hardware diagnostics
Python
Debugging
Validation design
Automated test equipment (ATE)

Full Job Description

Who You'll Work With

You will be in the Silicon One development organization as an ASIC Implementation Engineer in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

What You'll Do

Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs.
Responsible for development of innovative DFT IP in collaboration with the multi-functional teams and play a key role in full chip design integration with the testability features coordinated in the RTL. Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug strategies.
The job requires the candidate to have the ability to craft and debug with minimal mentorship.

Who You Are

You are an ASIC Design for Test Hardware Engineer with 4+ years of related work experience with a broad mix of technologies including:

Minimum Requirements:

A Bachelor's or Master’s Degree, in Electrical or Computer Engineering required with at least 10 years of good experience of latest innovative trends in DFT, test and silicon engineering.
Good experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
Good experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design.
Experience working with Gate level simulation, debugging with VCS and other simulators.
Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687
Strong verbal skills and ability to thrive in a multifaceted environment
Scripting skills: Tcl, Python/Perl.

Preferred Skills:

Verilog design experience – developing custom DFT logic & IP integration; familiarity with functional verification
DFT CAD development – Test Architecture, Methodology and Infrastructure
Test Static Timing Analysis
Post silicon validation using DFT patterns.

XJ6

Quick Apply

Refine Your Search

dft engineer jobs

ASIC DFT Engineer

DFT Engineer

DFT Engineer - New College Grad

Lead ASIC DFT Engineer

DFT Engineer

ASIC DFT Engineer

DFT Engineer

DFT Engineer

DFT Engineer

Materials Engineer, DFT & MD, Terafab

DFT Design Engineer

ASIC DFT STA Engineer

ASIC DFT Engineer

Senior DFT Engineer

Principal DFT Engineer

Test Engineer

Lead ASIC DFT Engineer

Test Engineer

Engines Manufacturing Engineer- (All Levels/All Shifts)

Senior Software Engineer

I want to receive the latest job alert for dft engineer

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected