Top 1194 Dft engineer Jobs

Lead ASIC DFT Engineer
Cyient —Remote
- From $100 an hour
- Full-time
- Remote
- Analysis skills
- Mentoring
- Senior level
Quick Apply
DFT Engineer - New College Grad
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- Analysis skills
- Mentoring
- Entry level
DFT Engineer
Qualcomm —Santa Clara, CA
- $140,000 - $210,000 a year
- Engineering
- Doctor of Philosophy
- Senior level
New College Grad - Design Engineer, HBM DFT
Micron —Richardson, TX
- Master's degree
- Electrical Engineering
- Entry level
- Employee stock purchase plan
- Paid holidays
ASIC DFT STA Engineer
Cisco Systems —San Jose, CA
- $146,700 - $277,600 a year
- Full-time
- Master's degree
- Analysis skills
- Bachelor's degree
- Paid parental leave
- Paid holidays
ASIC DFT Engineer
Cisco Systems —San Jose, CA
- $135,800 - $252,000 a year
- Full-time
- Hybrid work
- 5 years
- Master's degree
- US work authorization
- Paid parental leave
- Paid holidays
Senior DFT Engineer - LPU
NVIDIA —California
- $136,000 - $264,500 a year
- Full-time
- 5 years
- Senior level
- Electrical Engineering
Cell Modeling and Verification Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $100,000 - $189,750 a year
- Full-time
- Mid-level
- Master's degree
- Electrical Engineering
Senior DFT Engineer
NVIDIA —Santa Clara, CA
- $168,000 - $310,500 a year
- Full-time
- Hybrid work
- 6 years
- Doctor of Philosophy
- Mentoring
DFT Methodology Engineer
NVIDIA —Santa Clara, CA
- $168,000 - $310,500 a year
- Full-time
- Master's degree
- Analysis skills
- Mentoring
7d
Senior DFT Power Methodology Engineer
NVIDIA —Santa Clara, CA
- $196,000 - $310,500 a year
- Full-time
- 6 years
- Master's degree
- Analysis skills
Software R&D Engineer, Digital Logic Synthesis - New College Grad 2026
NVIDIA —Austin, TX
- $116,000 - $218,500 a year
- Full-time
- Computer science
- Computer Science
- C++
DFT CAD Engineer
Apple —Austin, TX
- $150,400 - $277,600 a year
- CAD
- Bachelor of Science
- Mid-level
- Employee stock purchase plan
- Health insurance
3d
ASIC Clocks Verification Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- Hybrid work
- Mid-level
- Master's degree
- Experience equivalent to degree accepted
DFT Engineer
Broadcom —Austin, TX
- $129,400 - $207,000 a year
- Full-time
- 8 years
- Fair chance
- Senior level
- Employee stock purchase plan
- Paid holidays
Sr. Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning
Annapurna Labs (U.S.) Inc. —Cupertino, CA
- $183,000 - $247,600 a year
- Full-time
- Bachelor of Science
- Analysis skills
- Doctor of Philosophy
- AD&D insurance
- Health insurance
Synthesis-DFT Stitch CAD Engineer
Qualcomm —San Diego, CA
- $164,000 - $246,000 a year
- CAD
- 5 years
- Engineering
10d
CPU DFT Verification Engineer
Apple —Santa Clara, CA
- $129,300 - $194,700 a year
- Bachelor of Science
- Master's degree
- Bachelor's degree
- Employee stock purchase plan
- Health insurance
ASIC Clocks Design Engineer - New College Grad 2026
NVIDIA —Austin, TX
- $100,000 - $189,750 a year
- Full-time
- Mid-level
- Electrical Engineering
ASIC DFT Engineer
Broadcom —San Jose, CA
- $141,300 - $226,000 a year
- Full-time
- Master's degree
- Bachelor's degree
- Fair chance
- Employee stock purchase plan
- Paid holidays

I want to receive the latest job alert for dft engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Lead ASIC DFT Engineer

Cyient -
Remote

Quick Apply

Job Details

Full-time | Contract
From $100 an hour

Qualifications

Engineering development testing
Electronics functional testing
Integrated circuits (ICs)
Analysis skills
SoC
Digital circuit design
Product development
System architecture design
Simulation tools
Test analysis
Python
Debugging
Cross-functional communication

Full Job Description

Experience

Role Summary

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.

Key Responsibilities

Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
Act as a technical escalation point for advanced DFT and post-silicon debug issues.
Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.

Required Skills & Qualifications

Strong hands-on experience in ASIC DFT with end-to-end ownership.
Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
Experience with MBIST implementation and verification; SMS experience preferred.
Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
Proven post-silicon debug and silicon bring-up experience.
Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
Strong communication skills and the ability to work independently with minimal ramp-up.

Preferred Experience

MBIST post-silicon validation.
ATPG simulations and fault coverage debug.
DFT RTL, DFD, DFT verification, and IP-level DFT integration.
DFT SDC creation and DFT timing closure support.
Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
TCL/PERL scripting for DFT automation, reporting, and debug.
Experience working across multiple ASIC technology nodes and complex product development cycles.
Familiarity with yield learning, diagnosis, and manufacturing test optimization.

Pay: From $100.00 per hour

Work Location: Remote

Quick Apply

Refine Your Search

dft engineer jobs

Lead ASIC DFT Engineer

DFT Engineer - New College Grad

DFT Engineer

New College Grad - Design Engineer, HBM DFT

ASIC DFT STA Engineer

ASIC DFT Engineer

Senior DFT Engineer - LPU

Cell Modeling and Verification Engineer - New College Grad 2026

Senior DFT Engineer

DFT Methodology Engineer

Senior DFT Power Methodology Engineer

Software R&D Engineer, Digital Logic Synthesis - New College Grad 2026

DFT CAD Engineer

ASIC Clocks Verification Engineer - New College Grad 2026

DFT Engineer

Sr. Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning

Synthesis-DFT Stitch CAD Engineer

CPU DFT Verification Engineer

ASIC Clocks Design Engineer - New College Grad 2026

ASIC DFT Engineer

I want to receive the latest job alert for dft engineer

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected