Top 445 Dv engineer Jobs

Formal Verification - DV
Etched —San Jose, CA
- Full-time
- 5 years
- Office
- Senior level
- Health insurance
- Dental insurance
Design Engineer
Lumilens —San Jose, CA
- Full-time
- Bachelor of Science
- Mid-level
- 3 years
9d
DV Engineers
Ambit Semiconductors —Texas
- 5 years
- Master's degree
- Bachelor's degree
Design Verification Engineer
Normal Computing Corporation —New York, NY
- $140,000 - $180,000 a year
- Full-time
- Hybrid work
- 5 years
- Travel
- Senior level
Logic Design Engineer
FLC Technology Group —Santa Clara, CA
- Mid-level
- 1 year
- Electrical Engineering
Senior Cloud Engineer (Remote)
DV Trading —Chicago, IL
- Remote
- 5 years
- AWS
- Mentoring
Quick Apply
Design Verification Engineer
Insilico —Irvine, CA
- Contract
- Senior level
Quick Apply
AWS Platform Support Engineer
TeQbeat —Los Angeles, CA
- Computer science
- Computer Science
- 3 years
Senior DV Engineer
E-Space —Saratoga, CA
- $120,000 - $220,000 a year
- Weekends as needed
- Office
- US work authorization
- Senior level
- Paid holidays
- Paid time off
Staff DV Engineer
E-Space —Saratoga, CA
- $120,000 - $220,000 a year
- Weekends as needed
- 6 years
- Office
- US work authorization
- Paid holidays
- Paid time off
RTL Design Engineer
Inabia Software & Consulting Inc. —Remote
- Contract
- Remote
- Mid-level
1d
Emulation Engineer
Etched —San Jose, CA
- $150,000 - $275,000 a year
- Full-time
- Office
- Linux
- Senior level
- Health insurance
- Dental insurance
Design Verification Engineer - Internal IP
Etched —San Jose, CA
- $150,000 - $275,000 a year
- Full-time
- Mid-level
- Office
- Python
- Health insurance
- Dental insurance
Database Engineer
DV Trading —Chicago, IL
- $120,000 - $150,000 a year
- On call
- Computer science
- Computer Science
- Software troubleshooting
- Health savings account
- AD&D insurance
5d
Sr. Digital Verification Engineer, Video Interface Products
Synaptics Inc. —Norcross, GA
- $100,000 - $157,300 a year
- Full-time
- Computer Science
- 5 years
- Senior level
RTL Design Engineer
Acetech Group —Remote
- $60 - $63 an hour
- Contract
- Remote
- Senior level
Quick Apply
21h
Design Verification Engineer
OpenAI —San Francisco, CA
- $226,000 - $445,000 a year
- Full-time
- Bachelor of Science
- Mid-level
- 3 years
Principal DV Engineer
E-Space —Saratoga, CA
- $120,000 - $220,000 a year
- Weekends as needed
- Office
- US work authorization
- Senior level
- Paid holidays
- Paid time off
Cell Engineer
Peak Energy —Broomfield, CO
- $130,000 - $170,000 a year
- Full-time
- Engineering
- 3 years
- Assembly
- Health insurance
- Dental insurance
Quick Apply
Analog Mixed Signal Modeling Engineer (UL - 02)
Cirrus Logic —Chandler, AZ
- Full-time
- Hybrid work
- Master's degree
- Experience equivalent to degree accepted
- Senior level

I want to receive the latest job alert for dv engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Formal Verification - DV

Etched
San Jose, CA

Apply Now

Job Details

Full-time

Benefits

Health insurance
Dental insurance
Vision insurance

Qualifications

Regression testing implementation
Engineering development testing
Automation
5 years
System architecture
Firmware
Metrics Reporting
Collaboration with product development teams
SoC
System validation
Ethernet
Perl
Simulation tools
SystemVerilog
Senior level
Python
Debugging
Validation design

Full Job Description

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

We are seeking a Formal Verification Engineer to join our ASIC Design Verification team. You will drive formal verification across the custom IP, interface IP, and SoC subsystems that power our ASICs, including compute arrays, DMA engines, NoCs, memory systems, PCIe, Ethernet, CPU subsystems, low-power peripherals, and vendor IP wrappers. You will work closely with architects, RTL designers, DV engineers, emulation teams, and software/firmware teams to prove design correctness, expose deep corner-case bugs, and improve verification closure across the full chip.

Key Responsibilities

Define and drive formal verification strategy across the ASIC DV team for complex IP blocks, interface subsystems, and SoC integration logic.
Develop formal verification plans covering functional correctness, connectivity, ordering, reset behavior, configuration legality, and deadlock/livelock freedom.
Build reusable formal environments using SystemVerilog Assertions, assumptions, constraints, checkers, cut-points, abstraction models, and reference models.
Drive proof convergence using abstractions, cut-points, assume-guarantee reasoning, cover properties, bounded-proof analysis, and coverage metrics to establish formal sign-off confidence.
Work with architects and RTL designers to translate design intent and specifications into high-value formal properties and closure criteria.
Partner with UVM DV, emulation, software, and firmware teams to align formal verification with simulation, coverage, regressions, and bring-up.
Debug complex RTL, protocol, datapath, connectivity, and integration bugs using formal counterexamples, waveforms, and design analysis.
Contribute to formal sign-off methodology, regression automation, reporting, and design-for-formal best practices.

You May Be a Good Fit If You Have

5+ years of design verification experience, including significant hands-on formal verification experience on complex digital designs or shipping silicon.
Strong proficiency with SystemVerilog, SystemVerilog Assertions, and formal verification methodology.
Experience with commercial formal tools such as Cadence JasperGold, Synopsys VC Formal, or Siemens Questa Formal.
Strong understanding of digital design, computer architecture, datapaths, interconnects, memory systems, and standard SoC interfaces.
Ability to model complex design behavior using assumptions, abstractions, constraints, cut-points, checkers, and reference models.
Strong debugging skills across RTL, specifications, formal counterexamples, simulation waveforms, and verification reports.
Experience collaborating across architecture, RTL design, UVM DV, emulation, software, firmware, and vendor teams.
You thrive in a fast-paced startup environment and can take ownership of ambiguous, high-impact verification problems.

Strong Candidates May Also Have Experience With

Formal verification of systolic arrays, DMA engines, NoCs, memory subsystems, arithmetic datapaths, PCIe, Ethernet, AXI/AMBA, CPU interfaces, or low-power controllers.
Protocol compliance checking, connectivity checking, register verification, datapath validation, reset verification, or deadlock/livelock analysis.
Vendor IP integration, encrypted or black-box IP verification, VIP configuration, and contract-based verification around subsystem boundaries.
Sequential LEC, floating-point or integer arithmetic proofs, cache coherency checks, interrupt handling, or memory-mapped IO verification.
Scripting in Python, TCL, Perl, or similar for automation, regression management, debug, and dashboarding.

Benefits

Medical, dental, and vision packages with generous premium coverage
- $500 per month credit for waiving medical benefits
Housing subsidy of $2k per month for those living within walking distance of the office
Relocation support for those moving to San Jose (Santana Row)
Various wellness benefits covering fitness, mental health, and more
Daily lunch + dinner in our office

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system, betting early on transformer and transformer-like architectures and on increasing model sizes. Our addressable market is the entirety of inference, unlike many of our competitors.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.

Apply Now

Refine Your Search

dv engineer jobs

Formal Verification - DV

Design Engineer

DV Engineers

Design Verification Engineer

Logic Design Engineer

Senior Cloud Engineer (Remote)

Design Verification Engineer

AWS Platform Support Engineer

Senior DV Engineer

Staff DV Engineer

RTL Design Engineer

Emulation Engineer

Design Verification Engineer - Internal IP

Database Engineer

Sr. Digital Verification Engineer, Video Interface Products

RTL Design Engineer

Design Verification Engineer

Principal DV Engineer

Cell Engineer

Analog Mixed Signal Modeling Engineer (UL - 02)

I want to receive the latest job alert for dv engineer

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected