Top 75 Field programmable gate array Jobs in San Francisco, Ca

Research Engineer, Chip Design RL (Reinforcement Learning)
Anthropic —San Francisco, CA
- $500,000 - $850,000 a year
- Hybrid work
- Office
- Bachelor's degree
- Experience equivalent to degree accepted
- Parental leave
- Flexible schedule
6d
Member of Technical Staff - Low Level & Kernels Capabilities
Preference Model —San Francisco, CA
- $200,000 - $350,000 a year
- Full-time
- Senior level
- Python
- Dental insurance
- Vision insurance
Infrastructure Verification Engineer
TechBiz Global GmbH —San Francisco, CA
- Full-time
- Remote
- Mid-level
- Analysis skills
- Linux
Quick Apply
Connectivity Systems Engineer
Apple —San Francisco Bay Area, CA
- $184,700 - $324,800 a year
- System design
- Master's degree
- Bachelor's degree
- Employee stock purchase plan
- Health insurance
3d
Director, Product Engineering Practice Specialist (Semiconductor)
Wipro Limited —San Francisco, CA
- $200,000 - $280,000 a year
- Pass drug screening
- 11+ years
- Machine learning
- Disability insurance
- Health insurance
2d
PHY Design Verification Engineer
Apple —San Francisco Bay Area, CA
- $122,700 - $214,300 a year
- Data analysis skills
- Mid-level
- Master's degree
- Employee stock purchase plan
- Health insurance
2d
ASIC Validation Engineer
Block, Inc. —San Francisco Bay Area, CA
- $139,000 - $245,400 a year
- Remote
- Mid-level
- Travel
- Fair chance
- Life insurance
- Retirement plan
Legal Practice Technology Data Scientist
Kirkland and Ellis —San Francisco, CA
- $133,000 - $191,000 a year
- Full-time
- Hybrid work
- Azure
- Mid-level
- Residential
- Health insurance
- Paid time off
Wireless Design Verification Engineer
Apple —San Francisco Bay Area, CA
- $175,000 - $308,500 a year
- 7 years
- Bachelor of Science
- Data analysis skills
- Employee stock purchase plan
- Health insurance
WSoC PHY/MAC Validation and Integration Engineer
Apple —San Francisco Bay Area, CA
- $175,000 - $308,500 a year
- Bachelor of Science
- Bachelor's degree
- Senior level
- Employee stock purchase plan
- Health insurance
Senior Design Lead - Allegro PCB
HCLTech —San Mateo, CA
- From $148,000 a year
- Senior level
- Communication skills
- 10 years
5d
IC Design Engineer
Lawrence Berkeley National Laboratory —San Francisco Bay Area, CA
- $111,204 - $223,176 a year
- Full-time
- Background check
- No experience needed
- Mid-level
10d
Staff Software Engineer - GenAI Performance and Kernel
Databricks —San Francisco, CA
- $190,900 - $232,800 a year
- Computer science
- Computer Science
- Bachelor of Science
Founding Embedded Engineer
BootLoop —San Francisco, CA
- $180,000 - $280,000 a year
- Full-time
- System design
- Linux
- Senior level
- Relocation assistance
- Health insurance
Firmware Engineer, Robotics and Surgery Engineering
Neuralink —San Francisco, CA
- $138,000 - $300,000 a year
- Full-time
- Mid-level
- 2 years
- Communication skills
- Commuter assistance
- Paid holidays
HW/SW Codesign Engineer
Phinity Labs —San Francisco, CA
- Full-time
- System design
- Senior level
- Communication skills
- Paid parental leave
- Health insurance
Quick Apply
FPGA Engineer
Astranis —San Francisco, CA
- $140,000 - $205,000 a year
- Computer science
- Computer Science
- Bachelor of Science
Quick Apply
EE Design & Test Engineer
Apple —San Francisco Bay Area, CA
- $175,000 - $308,500 a year
- 5 years
- Bachelor of Science
- Writing skills
- Employee stock purchase plan
- Health insurance
Sr. FPGA Engineer
Xona Space Systems —Burlingame, CA
- $160,000 - $210,000 a year
- Full-time
- 7 years
- Bachelor of Science
- System design
Staff Electrical Engineer
Ouster —San Francisco, CA
- $154,000 - $230,000 a year
- Full-time
- 11+ years
- Fair chance
- Senior level

I want to receive the latest job alert for field programmable gate array in san francisco, ca

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

field programmable gate array jobs near san francisco, ca

Design Verification Engineer jobs in San Francisco Bay Area, CA

Semiconductor Engineer jobs in San Francisco, CA

Verification Engineer jobs in San Francisco, CA

Validation Engineer jobs in San Francisco Bay Area, CA

System Engineer jobs in San Francisco Bay Area, CA

Design Engineer jobs in San Francisco Bay Area, CA

Fpga Engineer jobs in San Francisco, CA

Engineer jobs in San Francisco, CA

Research Engineer jobs in San Francisco, CA

Entry Level Technical Sales jobs in San Francisco, CA

Data Scientist jobs in San Francisco, CA

Engineering Lead jobs in San Francisco, CA

Test Engineer jobs in San Francisco Bay Area, CA

Firmware Engineer jobs in San Francisco, CA

Electrical Engineer jobs in San Francisco, CA

Staff Software Engineer jobs in San Francisco, CA

Design Verification Engineer jobs in Westborough, MA

Design Verification Engineer jobs in Milpitas, CA

Design Verification Engineer jobs in Pittsburgh, PA

Verification Specialist jobs in Atlanta, GA

Research Engineer, Chip Design RL (Reinforcement Learning)

Anthropic -
San Francisco, CA

Apply Now

Job Details

$500,000 - $850,000 a year
6 days ago

Benefits

Parental leave
Flexible schedule

Qualifications

AI models
Reinforcement learning
Verification (System development task)
Automation
Tooling
FPGA
Scalable systems
Collaborative research
Machine learning research
Bachelor's degree
Computer hardware
Engineering research
Design engineering
Scalability
AI implementation
FPGA circuit design
Senior level
Research & development
Artificial intelligence research
Communication skills

Full Job Description

About Anthropic

Anthropic’s mission is to create reliable, interpretable, and steerable AI systems. We want AI to be safe and beneficial for our users and for society as a whole. Our team is a quickly growing group of committed researchers, engineers, policy experts, and business leaders working together to build beneficial AI systems.

About the RL teams

Our Reinforcement Learning teams lead Anthropic's reinforcement learning research and development, playing a critical role in advancing our AI systems. We've contributed to all Claude models, with significant impacts on the autonomy and coding capabilities of Claude Fable 5 and Opus 4.8. Our work spans several key areas:

Developing systems that enable models to use computers effectively
Advancing code generation through reinforcement learning
Pioneering fundamental RL research for large language models
Building scalable RL infrastructure and training methodologies
Enhancing model reasoning capabilities

We collaborate closely with Anthropic's alignment and frontier red teams to ensure our systems are both capable and safe. We partner with the applied production training team to bring research innovations into deployed models, and are dedicated to implement our research at scale. Our Reinforcement Learning teams sit at the intersection of cutting-edge research and engineering excellence, with a deep commitment to building high-quality, scalable systems that push the boundaries of what AI can accomplish.

About the role

We're hiring for the Code RL team within the RL organization. As a Research Engineer, you'll advance our models' ability to design silicon. Hardware design is difficult and unforgiving – exactly the sort of domain we want Claude to excel at.

You'll leverage your chip design expertise and turn it into tasks and signals for models to learn from. Specifically, you will:

Invent, design, and implement RL environments and evaluations for agentic RTL generation, design (including formal) verification, physical design optimization.
Work on cross-cutting RL considerations such as EDA-tool latency optimization and proxy rewards.
Conduct experiments and shape our roadmap.
Deliver your work into research and production training runs.
Collaborate with other researchers and engineers across and outside Anthropic.

You may be a good fit if you:

Have expertise in ASIC or FPGA design: RTL, design verification (UVM, formal methods, coverage-driven), physical design (synthesis, place-and-route, timing closure), PPA optimization, DFT, ECOs.
Are fluent with industry EDA tools and processes.
Have taped out chips and have experience going from spec to silicon.
Know how to balance research exploration with engineering implementation.
Are passionate about AI's potential and committed to developing safe and beneficial systems.

Strong candidates may also have:

Experience with reinforcement learning, evaluations or environments.
Built tooling or automation around chip design flows.
Worked on ML accelerators or high-performance compute hardware.
Familiarity with high-level synthesis or architecture simulators.

The annual compensation range for this role is listed below.

For sales roles, the range provided is the role’s On Target Earnings ("OTE") range, meaning that the range includes both the sales commissions/sales bonuses target and annual base salary for the role.

Annual Salary:

$500,000 - $850,000 USD

Logistics

Minimum education: Bachelor’s degree or an equivalent combination of education, training, and/or experience

Required field of study: A field relevant to the role as demonstrated through coursework, training, or professional experience

Minimum years of experience: Years of experience required will correlate with the internal job level requirements for the position

Location-based hybrid policy: Currently, we expect all staff to be in one of our offices at least 25% of the time. However, some roles may require more time in our offices.

Visa sponsorship: We do sponsor visas! However, we aren't able to successfully sponsor visas for every role and every candidate. But if we make you an offer, we will make every reasonable effort to get you a visa, and we retain an immigration lawyer to help with this.

We encourage you to apply even if you do not believe you meet every single qualification. Not all strong candidates will meet every single qualification as listed. Research shows that people who identify as being from underrepresented groups are more prone to experiencing imposter syndrome and doubting the strength of their candidacy, so we urge you not to exclude yourself prematurely and to submit an application if you're interested in this work. We think AI systems like the ones we're building have enormous social and ethical implications. We think this makes representation even more important, and we strive to include a range of diverse perspectives on our team.

Your safety matters to us. To protect yourself from potential scams, remember that Anthropic recruiters only contact you from @anthropic.com email addresses. In some cases, we may partner with vetted recruiting agencies who will identify themselves as working on behalf of Anthropic. Be cautious of emails from other domains. Legitimate Anthropic recruiters will never ask for money, fees, or banking information before your first day. If you're ever unsure about a communication, don't click any links—visit anthropic.com/careers directly for confirmed position openings.

How we're different

We believe that the highest-impact AI research will be big science. At Anthropic we work as a single cohesive team on just a few large-scale research efforts. And we value impact — advancing our long-term goals of steerable, trustworthy AI — rather than work on smaller and more specific puzzles. We view AI research as an empirical science, which has as much in common with physics and biology as with traditional efforts in computer science. We're an extremely collaborative group, and we host frequent research discussions to ensure that we are pursuing the highest-impact work at any given time. As such, we greatly value communication skills.

The easiest way to understand our research directions is to read our recent research. This research continues many of the directions our team worked on prior to Anthropic, including: GPT-3, Circuit-Based Interpretability, Multimodal Neurons, Scaling Laws, AI & Compute, Concrete Problems in AI Safety, and Learning from Human Preferences.

Come work with us!

Anthropic is a public benefit corporation headquartered in San Francisco. We offer competitive compensation and benefits, optional equity donation matching, generous vacation and parental leave, flexible working hours, and a lovely office space in which to collaborate with colleagues. Guidance on Candidates' AI Usage: Learn about our policy for using AI in our application process.

Apply Now

Refine Your Search

field programmable gate array jobs in san francisco, ca

Research Engineer, Chip Design RL (Reinforcement Learning)

Member of Technical Staff - Low Level & Kernels Capabilities

Infrastructure Verification Engineer

Connectivity Systems Engineer

Director, Product Engineering Practice Specialist (Semiconductor)

PHY Design Verification Engineer

ASIC Validation Engineer

Legal Practice Technology Data Scientist

Wireless Design Verification Engineer

WSoC PHY/MAC Validation and Integration Engineer

Senior Design Lead - Allegro PCB

IC Design Engineer

Staff Software Engineer - GenAI Performance and Kernel

Founding Embedded Engineer

Firmware Engineer, Robotics and Surgery Engineering

HW/SW Codesign Engineer

FPGA Engineer

EE Design & Test Engineer

Sr. FPGA Engineer

Staff Electrical Engineer

I want to receive the latest job alert for field programmable gate array in san francisco, ca

Related Searches

Explore jobs in more locations

About Anthropic

About the RL teams

About the role

Logistics

How we're different

Come work with us!

Job Seeker Tools

Employer Tools

Browse

Stay Connected