Top 5737 Memory design engineer Jobs

Principal ASIC Architect - Memory Systems & AI Interconnects
Everforth —South Boston, MA
- $200,000 - $300,000 a year
- Full-time
- Computer Science
- System design
- Doctor of Philosophy
- Relocation assistance
- Health insurance
10d
Senior Embedded Hardware Design Engineer
Nuve Controls LLC —Tustin, CA
- $165,000 - $180,000 a year
- Full-time
- Hybrid work
- Background check
- 7 years
- Master's degree
- Health insurance
- Dental insurance
Quick Apply
9d
High Speed Electrical Validation Engineer
Capgemini —Bellevue, WA
- $68,911 - $161,544 a year
- Full-time
- 7 years
- Senior level
- Paid holidays
- Disability insurance
RTL Design Engineer
iTechStack Inc. —Sunnyvale, CA
- $150,000 - $170,000 a year
- Full-time
- Quality control
- In-person
- Senior level
Quick Apply
Qualification Engineer
LTM —Bellevue, WA
- $65,000 - $85,000 a year
- 7 years
- Mentoring
- Senior level
- Paid parental leave
- Paid holidays
Quick Apply
Hardware Design Validation Engineer - Memory Subsystem
NVIDIA —Santa Clara, CA
- $108,000 - $212,750 a year
- Full-time
- Software troubleshooting
- Bachelor of Science
- Mid-level
Electrical Design Engineer
Siemens Healthineers —Palo Alto, CA
- $129,900 - $178,618 a year
- Full-time
- Hybrid work
- 7 years
- Bachelor of Science
- Laboratory experience
- Disability insurance
- Health insurance
Staff Memory Circuit Design Engineer
Broadcom —Irvine, CA
- $108,000 - $172,800 a year
- Full-time
- Bachelor of Science
- Writing skills
- Data analysis skills
- Employee stock purchase plan
- Paid holidays
Sr. ASIC RTL Design Engineer
Everforth —Irvine, CA
- $150,000 - $250,000 a year
- Full-time
- 5 years
- Master's degree
- US work authorization
- Health insurance
- Dental insurance
Quick Apply
10d
Lead Engineer – PWB Layout and Electronic Design Engineer
GE Aerospace —Clearwater, FL
- $95,000 - $159,000 a year
- Full-time
- Hybrid work
- 5 years
- Pass drug screening
- US work authorization
- Paid parental leave
- Disability insurance
Software Engineer
Frontdoor —Remote
- $85,000 - $105,000 a year
- Full-time
- Computer science
- Computer Science
- Software troubleshooting
- Employee stock purchase plan
- Disability insurance
Agentic Software Engineer (Full Stack)
Specright —Remote
- $150,000 - $200,000 a year
- Full-time
- Remote
- Continuous improvement
- APIs
- Senior level
- Health insurance
- Dental insurance
Quick Apply
DFT Engineer - New College Grad
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- CAD
- Analysis skills
- Mentoring
Digital Design Engineer
Syntiant —San Diego, CA
- $190,000 - $220,000 a year
- Full-time
- English
- Senior level
- Communication skills
- Health savings account
- AD&D insurance
Quick Apply
Senior Design Verification Engineer - GPU Memory Subsystem
NVIDIA —Durham, NC
- $136,000 - $264,500 a year
- Full-time
- 5 years
- Bachelor of Science
- Office
Software Engineer - AI
Just Appraised Inc. —Remote
- Full-time
- Remote
- Mid-level
- SQL
- AWS
- Health insurance
- Dental insurance
Quick Apply
Software Engineer
Invictus Technology LLC —Chicago, IL
- $99,230.24 - $119,503.09 a year
- Full-time
- Computer Science
- Windows
- C++
- Relocation assistance
- Health insurance
Quick Apply
ASIC DFT Engineer
Cisco Systems —San Jose, CA
- $135,800 - $252,000 a year
- Full-time
- Hybrid work
- 5 years
- Master's degree
- US work authorization
- Paid parental leave
- Paid holidays
Digital Design Engineer - New College Grad
Rambus —San Jose, CA
- $98,500 - $182,900 a year
- Full-time
- Hybrid work
- Office
- Master's degree
- Senior level
- Employee stock purchase plan
- Health insurance
Entry Level Digital Design Engineer, Carlisle, MA
Assurance Technology Corporation (ATC) —Carlisle, MA
- $80,000 - $95,000 a year
- Full-time
- Bachelor of Science
- System design
- Electrical Engineering
Quick Apply

I want to receive the latest job alert for memory design engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

memory design engineer jobs near

Principal ASIC Architect - Memory Systems & AI Interconnects

Everforth -
South Boston, MA

Apply Now

Job Details

Full-time
$200,000 - $300,000 a year
10 days ago

Benefits

Visa sponsorship
Relocation assistance
Health insurance
Dental insurance
Vision insurance
401(k) matching
Life insurance

Qualifications

Data caching
SoC
Digital circuit design
Design engineering
ARM

Full Job Description

Principal ASIC Architect - Memory Systems & AI Interconnects

Job Title: Principal ASIC Architect - Memory Systems & AI Interconnects
Job Location: Santa Clara, CA or Boston, MA
Compensation: $200K - $300K plus bonus and equity
Requirements: ASIC Architecture, Memory Subsystems, CXL / NVLink / PCIe / UCIe/ UALink / RDMA, ARM CHI, AI Accelerators

Our company is working on solving the memory wall for AI. We develop memory-to-compute networking solutions for AI infrastructure, with a focus on high-bandwidth optical interconnects for XPU memory expansion.

Position Overview
We are seeking a Principal ASIC Architect to lead architecture and system-level design of memory subsystems and AI interconnects for next-generation AI accelerators and SoCs. The role combines deep expertise in memory systems architecture, interconnect protocols (CXL, NVLink, UALink, RDMA, ARM CHI, UCIe, PCIe), and performance modeling to define high-bandwidth, low-latency solutions that scale across accelerator, host, and memory fabrics. You will partner with product teams, ASIC design, verification, firmware, and system integration to set architectural direction, drive technical tradeoffs, and ensure robust, high-performance solutions for ML hardware and AI workloads.

Key Responsibilities

Define end-to-end memory and interconnect architectures for AI accelerators, including coherent and non-coherent fabrics, memory pooling, and tiered memory hierarchies.
Lead specification and micro-architecture of interfaces and protocols (CXL, NVLink, UALink, RDMA, UCIe, PCIe, ARM CHI) and their integration into SoC designs and AI accelerators.
Develop performance, latency, and bandwidth models and run system-level simulations to evaluate architectural trade-offs and inform design decisions.
Collaborate with RTL, verification, firmware, and physical design teams to translate architecture into implementable hardware blocks and ensure design-for-performance.
Drive cross-functional reviews with product management, systems teams, and external IP partners to align on interfaces, compliance, and interoperability.
Architect solutions for memory subsystems including HBM, DDR, persistent memory, and CXL-attached devices, optimizing for AI/ML workloads and data movement patterns.
Define verification and validation strategies for interconnect and memory subsystems, including test plans for coherence, error handling, flow control, and performance stress tests.
Mentor and lead other architects and engineers, setting best practices, architectural patterns, and documentation for memory and interconnect subsystems.
Keep abreast of industry trends, emerging protocols, and ecosystem developments; represent the company in standards and partner engagements as needed.
Provide technical leadership during silicon bring-up, performance tuning, and system-level debugging to achieve target performance and reliability metrics.

Qualifications

Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science or related field; MS or PhD preferred.
10+ years of experience in ASIC/SoC architecture, with a significant focus on memory systems and interconnects for high-performance computing or AI.
Deep working knowledge of CXL, NVLink, UALink, RDMA, ARM CHI, UCIe, and PCIe protocols and how they are used to build coherent and high-performance systems.
Experience with memory subsystems (HBM, DDR, persistent memory), memory controller architecture, cache coherency and memory consistency models.
Hands-on experience with AI accelerators, ML hardware architectures, dataflow characteristics of ML workloads, and integration of accelerators into SoCs.
Strong background in performance modeling, system-level simulation, and latency/bandwidth analysis.
Familiarity with RTL design concepts, verification methodologies, and silicon bring-up processes; ability to review microarchitecture and RTL for performance implications.
Excellent written and verbal communication skills; proven ability to collaborate across teams and influence technical decisions.
Proven track record of technical leadership, mentoring engineers, and delivering complex ASIC/SoC projects on schedule.

#Enghp

Benefits

Competitive salary commensurate with experience including base salary, performance-based bonus, and early-stage equity grant
Comprehensive benefits including health, dental, vision, and life insurance
Well-equipped, sunny offices in Santa Clara, CA and Boston, MA
Relocation assistance and visa sponsorship
Perks include a daily lunch stipend, 401k match, and more
A collaborative, continuous-learning work environment with smart, dedicated colleagues engaged in developing the next generation of architecture for high-performance computing
For this position, you must be currently authorized to work in the United States without the need for sponsorship for a non-immigrant visa. This job was first posted by CyberCoders on 07/17/2026 and applications will be accepted on an ongoing basis until the position is filled or closed.Everforth CyberCoders is proud to be an Equal Opportunity Employer

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, age, sexual orientation, gender identity or expression, national origin, ancestry, citizenship, genetic information, registered domestic partner status, marital status, status as a crime victim, disability, protected veteran status, or any other characteristic protected by law. Our hiring process includes AI screening for keywords and minimum qualifications, and a virtual recruiter as part of the application process. A human recruiter reviews all results. Click here for details on our virtual recruiter . Everforth CyberCoders will consider qualified applicants with criminal histories in a manner consistent with the requirements of applicable state and local law, including but not limited to the Los Angeles County Fair Chance Ordinance, the San Francisco Fair Chance Ordinance, and the California Fair Chance Act. Everforth CyberCoders is committed to working with and providing reasonable accommodation to individuals with physical and mental disabilities. Individuals needing special assistance or an accommodation while seeking employment can contact a member of our Human Resources team at [email protected] to make arrangements.

Apply Now

Refine Your Search

memory design engineer jobs

Principal ASIC Architect - Memory Systems & AI Interconnects

Senior Embedded Hardware Design Engineer

High Speed Electrical Validation Engineer

RTL Design Engineer

Qualification Engineer

Hardware Design Validation Engineer - Memory Subsystem

Electrical Design Engineer

Staff Memory Circuit Design Engineer

Sr. ASIC RTL Design Engineer

Lead Engineer – PWB Layout and Electronic Design Engineer

Software Engineer

Agentic Software Engineer (Full Stack)

DFT Engineer - New College Grad

Digital Design Engineer

Senior Design Verification Engineer - GPU Memory Subsystem

Software Engineer - AI

Software Engineer

ASIC DFT Engineer

Digital Design Engineer - New College Grad

Entry Level Digital Design Engineer, Carlisle, MA

I want to receive the latest job alert for memory design engineer

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected