Showing 1-20 of 54
Showing 1-20 of 54
Senior Asic Designer jobs

Refine Your Search

Apple & Associates Inc - Long Island, NY

Requirements for Senior Electrical Engineer:. The Senior Electrical Engineer will be responsible for:. Furnish technical direction to engineers, technicians,...

Xpeerant Inc. - San Diego, CA

Looking for a Sr. These Multimedia ASICS are co-designed with our Modems, Applications Processors, Analog Codecs and Power Management ICs to deliver highly...

Calsoft Labs - San Diego, CA

Looking for a Sr. _______________Pls share resume at vinod.kumar@altencalsoftlabs.com or call Vinod at 408-755-3078_______________ Web Designer and Developer...

Cadence Design Systems - San Jose, CA

Aware of ASIC design flow. Looking for a talented ASIC and FPGA designer early in his or her career (new grad to 5 years of experience) interested in diverse...

Cadence Design Systems - San Jose, CA

Looking for an experienced ASIC and FPGA designer interested in challenging opportunities to develop complex and creative architectures and designer solutions...

Intel - San Jose, CA

As a DFX Senior Designer you will be a senior uArch/designer for Test/Debug/Manufacturability/Reliability. Intel is seeking highly qualified candidates to join...

Raytheon - El Segundo, CA

Minimum of six years of related engineering experience At least four years of experience designing, implementing, testing, debugging, and delivering digital...

Nokia - Sunnyvale, CA

He/she has the senior responsibility for specifying, planning, reporting, designing and reviewing in his/her technical area (e.g....

Nokia - Sunnyvale, CA

A Senior ASIC Designer, you will effectively communicate your. 8+ years of ASIC digital design experience. He/she has the senior responsibility for specifying,...

Continental - Santa Barbara, CA

Responsibilities: • Design, simulate, implement and test analog and mixed­­signal circuits and transistor level circuit design. • Design and layout of ROIC

Continental - Santa Barbara, CA

Responsibilities: • Responsible for mask design (layout) of cell­level circuits, including drivers, buffers, custom standard cells, some mixed signal blocks •

Continental - Santa Barbara, CA

Responsibilities: • Design, simulate, and layout small families of standard cells for use in ROIC array design. • Optimize clock and signal paths and buffer

Cypress Semiconductor - San Diego, CA

Lead designer or architect for at least one mass produced SoC with integrated BT core. This position is for someone with a proven track record in Bluetooth...

Continental - Santa Barbara, CA

Experience with PC and Ceramic Boards for ASIC characterization is highly desirable. Design and layout of PCBs (Printed Circuit Boards) and/or Ceramic Boards...

Velodyne LiDAR - Alameda, CA

Assist designers in the characterization of ASICs, electrical and opt-electric circuits. We are seeking a Bench Test engineer / Senior Lab Technician with...

Intel - San Jose, CA

Experience using FPGA and/or ASIC electronic design automation EDA tools and flows- Experience developing FPGA or ASIC design tool infrastructure or databases-....

Infineon Technologies - San Jose, CA

Develops key stakeholders relationship to leverage expertise and influences senior management for favourable decisions with supporting data....

Nokia - Sunnyvale, CA

Lead Designer, RF IC you will effectively communicate your design ideas to fellow designers and to Manager, Radio ASIC....

Northrop Grumman - Linthicum, MD

Collaborate with senior designers, system architects, and principal investigators to prioritize features and enhancements and maintain tool roadmap....

Micron - Milpitas, CA

Proven track record as the lead architect and RTL designer of Gen3 PCI Express IP / ASICs that is in production in multiple customers and parts....


Your Recent Searches