1 - 10 of 254

asic layout engineer jobs


  • Microoptics Electronic Integration Engineer

    Hewlett Packard

    - Fort Collins , CO

    base and skill set in VLSI design, Optics, ASIC characterization and associated software ... industry standard schematic capture, layout and simulation tools. Understanding of...

    18 days ago from Hewlett Packard
  • ASIC Verification Engineer - ASIC, EDA Verification Tools, Ether

    Cybercoders

    - Pasadena , CA

    ASIC Verification Engineer - ASIC, EDA Verification Tools, Ether If you are a ASIC ... verification document form upon hire. ASIC Verification Engineer - ASIC, EDA...

    30+ days ago from CyberCoders
  • Senior Hardware Design Engineer

    Hewlett Packard

    - Houston , TX

    board level digital/analog design, PCB layout supervision and component selection. ... Board level digital, analog design; PCB layout supervision; programmable logic, FPGA...

    19 days ago from Hewlett Packard
  • Electrical/Hardware Engineer

    Hewlett Packard

    - Fremont , CA

    board level digital/analog design, PCB layout supervision and component selection. ... supervision; programmable logic, FPGA and ASIC design support; part selection and...

    30+ days ago from Hewlett Packard
  • Electrical Designe Engineer-DAS

    Fulltimegigs

    - Detroit , MI

    of ASIC Analogue/Digital design and HDI PCB layout •Knowledge of simulation (hyperlynx) and measurement techniques Must Have: Design Knowledge for High speed digital & analog...

    5 days ago from FullTimeGigs
  • ASIC Group Manager

    Alfred Mann Foundation

    - Valencia , CA

    Experience with all aspects of ASIC design, including converting requirements ... design specifications, physical design, IC layout, SPICE/Spectrum simulations, analog...

    11 days ago from ZipRecruiter
  • Analog ASIC Design Engineer

    CAE Recruiters

    - New York City , NY

    - Write ASIC specification, (Analog/Digital) ... - Supply detailed instructions to ASIC layout engineers for device matching and layout con...

    5 days ago from ZipRecruiter
  • Synthesis Engineer

    NEW

    Cynet Systems

    - Santa Clara , CA

    in Synthesis to Tape-out flow, including Layout, DFT, Timing Closure, and Chip ... verification (DRC, LVS), STA Timing closure, LEC, Layout clean-up Synthesis...

    2 days ago from Dice
  • VLSI Electrical Hardware Engineer

    Hewlett Packard

    - Fort Collins , CO

    ong team-work spirit Excellent oral and written English communication skills Desired: Experience with industry standard schematic capture, layout and simulation tools Coursework...

    30+ days ago from Hewlett Packard
  • Component Design Engineer

    NEW

    Vanderhouwen & Associates

    - Chandler , AZ

    organization. Our team supports special layout integration solutions for ASIC and ... and tapeout. Working knowledge of layout design, verification groundrule...

    2 days ago from Dice
Were you satisfied with these results? Yes | No
Thank you for your feedback!

Saving your search...

Your current search will be saved as: