Design Verification Engineer Salaries in Washington State
$163,699
avg per year
The average salary for Design Verification Engineer jobs near Washington State is $163,699.*
Top 10 Related Jobs and Salaries
- Machine Learning Engineer
- $200,129
- increased by22.3%
- Senior Software Engineer
- $167,757
- increased by2.5%
- Senior Hardware Engineer
- $163,783
- increased by0.1%
- Ai Developer
- $163,098
- decreased by0.4%
- Senior System Engineer
- $145,052
- decreased by11.4%
- Software Engineer
- $139,405
- decreased by14.8%
- Senior Electrical Engineer
- $136,162
- decreased by16.8%
- Verification Engineer
- $131,758
- decreased by19.5%
- Senior Test Engineer
- $126,864
- decreased by22.5%
- Controls Engineer
- $82,157
- decreased by49.8%
Top Design Verification Engineer jobs near Washington State
View AllASIC Verification Engineer
Capgemini Sogeti
Seattle, WA
Proven (5+ years) hands‑on experience with state‑of‑the‑art verification methodologies and processes, including UVM/SystemVerilog, formal verification,…
$76,200 - $187,740 a year
IP Verification Engineer
TechBiz Global GmbH
Kirkland, WA
University degree in Electrical Engineering or a related field. Proficiency in developing verification environments from scratch.
Infrastructure Verification Engineer
TechBiz Global GmbH
Kirkland, WA
Proven experience optimizing system resources, including compute environments, licensing systems, and infrastructure utilization.
Design Verification Engineer
Amazon Kuiper Manufacturing Enterprises LLC
Redmond, WA
Implement a state of the art verification environment to facilitate testing of the RTL against reference Matlab/C models.
$109,700 - $170,000 a year
1 day ago
Senior PCIe Bridge Design Verification Engineer
Microsoft
Redmond, WA
Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree…
$119,800 - $261,000 a year
7 days ago
ASIC Verification Engineer
Capgemini
Seattle, WA
Proven (5+ years) hands‑on experience with state‑of‑the‑art verification methodologies and processes, including UVM/SystemVerilog, formal verification,…
$76,200 - $187,740 a year
Similar Locations
- Seattle, WA254 jobs
- Redmond, WA125 jobs
- Bellevue, WA22 jobs
- Kirkland, WA11 jobs
- Everett, WA10 jobs
- Olympia, WA6 jobs
* Please note that all salary figures are approximations based upon third party submissions to SimplyHired or its affiliates. These figures are given to SimplyHired users for the purpose of generalized comparison only. Minimum wage may differ by jurisdiction and you should consult the employer for actual salary figures.