Design Verification Engineer Salaries in California
$170,070
avg per year
The average salary for Design Verification Engineer jobs near California is $170,070.*
Top 10 Related Jobs and Salaries
- Staff Software Engineer
- $211,831
- increased by24.6%
- Principal Software Engineer
- $196,710
- increased by15.7%
- Senior Software Engineer
- $176,678
- increased by3.9%
- Verification Engineer
- $163,848
- decreased by3.7%
- Senior Design Engineer
- $151,167
- decreased by11.1%
- Hardware Engineer
- $149,619
- decreased by12.0%
- Software Engineer
- $149,411
- decreased by12.1%
- Engineer
- $135,970
- decreased by20.1%
- Engineers
- $135,970
- decreased by20.1%
- Design Engineer
- $132,996
- decreased by21.8%
Top Design Verification Engineer jobs near California
View AllHardware Verification Engineer, Entry Level
Synopsys
Sunnyvale, CA
You can explain a technical problem clearly, whether you are writing it up in a bug report or talking through it with a senior engineer who needs context fast.
$90,000 - $136,000 a year
Design Verification Engineer
Intel
Santa Clara, CA
You will work closely with senior engineers to build and execute robust verification plans, develop high-quality reusable environments, and help deliver first-…
$141,910 - $200,340 a year
CPU Design Verification Engineer
Apple
Santa Clara, CA
Work closely with architecture and RTL designers on verifying the functionality correctness of the design. Academic experience in digital logic design, chip…
$129,300 - $194,700 a year
Design Verification Engineer
Cerebras Systems
Sunnyvale, CA
Collaborate with cross-functional teams, including architecture, RTL design, physical design, firmware, and validation.
$120,000 - $240,000 a year
1 day ago
Senior Design Verification Engineer
Hewlett Packard Enterprise
Sunnyvale, CA
This is an entry-level position ideal for recent graduates who are passionate about hardware design verification and eager to build a career in the…
$153,500 - $310,500 a year
2 days ago
ASIC Design Engineer - New College Grad 2026
NVIDIA
Santa Clara, CA
Verilog expertise required as is a deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis…
$100,000 - $189,750 a year
6 days ago
Similar Locations
- San Jose, CA403 jobs
- Santa Clara, CA299 jobs
- San Francisco, CA250 jobs
- Sunnyvale, CA230 jobs
- Mountain View, CA153 jobs
- Palo Alto, CA119 jobs
* Please note that all salary figures are approximations based upon third party submissions to SimplyHired or its affiliates. These figures are given to SimplyHired users for the purpose of generalized comparison only. Minimum wage may differ by jurisdiction and you should consult the employer for actual salary figures.