Design Verification Engineer Salaries in Oregon
$157,370
avg per year
The average salary for Design Verification Engineer jobs near Oregon is $157,370.*
Top 10 Related Jobs and Salaries
- Signalling Engineer
- $168,666
- increased by7.2%
- Infrastructure Engineer
- $129,300
- decreased by17.8%
- Senior Design Engineer
- $126,569
- decreased by19.6%
- Integration Engineer
- $123,535
- decreased by21.5%
- Design Engineer
- $110,739
- decreased by29.6%
- Engineer
- $105,138
- decreased by33.2%
- Engineers
- $105,138
- decreased by33.2%
- Digital Designer
- $104,468
- decreased by33.6%
- Electrical Engineer
- $103,340
- decreased by34.3%
- Order Administrator
- $56,902
- decreased by63.8%
Top Design Verification Engineer jobs near Oregon
View AllSoC Physical Design Verification Engineer
Apple
Beaverton, OR
As a member of our physical design team, you will perform various types of physical verification checks such as LVS, DRC, design-for-manufacturing & design-for-…
$129,300 - $194,700 a year
SoC Physical Design Engineer, PnR
Apple
Beaverton, OR
Experience with physical design construction and analysis flows and methodology. Timing, physical and electrical verification, and driving the signoff closure…
Mixed Signal Design Verification Engineer
Intel
Hillsboro, OR
Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.</p><p></p><p><b>Minimum…
$122,440 - $232,190 a year
Junior Physical Design Engineer (CPU)
Intel
Hillsboro, OR
Experience with integrated circuit design tools (ex: Synopsys/Cadence), including logic synthesis, place and route, static timing analysis and design closure.
$105,650 - $172,860 a year
6 days ago
Hardware Design Engineer
Rambus
Hillsboro, OR
5+ years of logic design experience. AMBA AXI or CHI design experience. Significant ASIC and/or FPGA design experience. Python/Perl/Tcl scripting experience.
$106,900 - $198,500 a year
MTS Verification Engineering
Rambus
Hillsboro, OR
SystemVerilog and/or UVM testbench, Verilog/SystemVerilog logic design/RTLfamiliarity/project work. Regression test development, monitoring, debug/triage, and…
$87,500 - $162,500 a year
Similar Locations
- Hillsboro, OR41 jobs
- Beaverton, OR37 jobs
- Portland, OR16 jobs
- Wilsonville, OR7 jobs
- Gresham, OR6 jobs
- Tualatin, OR6 jobs
* Please note that all salary figures are approximations based upon third party submissions to SimplyHired or its affiliates. These figures are given to SimplyHired users for the purpose of generalized comparison only. Minimum wage may differ by jurisdiction and you should consult the employer for actual salary figures.