Top 44 Python/perl developer Jobs in Sunnyvale, Ca

Design Technology Co-Optimization Engineer
Google —Sunnyvale, CA
- $138,000 - $198,000 a year
- Full-time
- Computer science
- Computer Science
- Research
Senior Staff Verification Engineer
Marvell —Santa Clara, CA
- $134,390 - $201,300 a year
- Full-time
- Computer Science
- 3 years
- Master's degree
- Employee stock purchase plan
Senior Emulation Engineer
Marvell —Santa Clara, CA
- $158,600 - $237,600 a year
- Computer Science
- 5 years
- Bachelor of Science
- Employee stock purchase plan
Principal Emulation Engineer
Marvell —Santa Clara, CA
- $158,600 - $237,600 a year
- Computer Science
- 5 years
- Bachelor of Science
- Employee stock purchase plan
Senior Staff Physical Verification CAD engineer
Marvell —Santa Clara, CA
- $127,630 - $191,200 a year
- Full-time
- Computer Science
- Maintenance
- 3 years
- Employee stock purchase plan
ASIC RTL Design Engineer, Interconnect & Memory Systems
Tesla —Palo Alto, CA
- $128,000 - $312,000 a year
- Full-time
- Computer science
- Computer Science
- 3 years
- Commuter assistance
- Health savings account
Senior ASIC Design Engineer, Hardware Compute Group
Amazon.com Services LLC —Sunnyvale, CA
- $183,000 - $247,600 a year
- Full-time
- Master's degree
- Analysis skills
- Doctor of Philosophy
- AD&D insurance
- Health insurance
Silicon Hardware Emulation Engineer, Google Cloud
Google —Sunnyvale, CA
- $138,000 - $198,000 a year
- Full-time
- Computer science
- Computer Science
- Mid-level
RTL Design and Integration Engineer
Google —Sunnyvale, CA
- $116,000 - $166,000 a year
- Full-time
- Computer science
- Computer Science
- Mid-level
TPU PCIe RTL Design Engineer
Google —Sunnyvale, CA
- $163,000 - $237,000 a year
- Full-time
- Computer science
- Computer Science
- 5 years
Staff Scientist, Bioinformatics
Thermo Fisher Scientific —Pleasanton, CA
- $129,400 - $165,000 a year
- Full-time
- Background check
- 6 years
- Office
- Commuter assistance
- Paid parental leave
8d
Physical Design Lead, ASIC
Google —Sunnyvale, CA
- $192,000 - $279,000 a year
- Full-time
- Computer science
- Management
- Computer Science
9d
Senior ASIC Physical Design Engineer
Google —Sunnyvale, CA
- $163,000 - $237,000 a year
- Full-time
- Computer science
- 7 years
- Computer Science
5h
Senior SoC Design Engineer, Cloud
Google —Sunnyvale, CA
- $163,000 - $237,000 a year
- Full-time
- Computer science
- Computer Science
- 5 years
Sr FPGA Designer
Intuitive Surgical —Sunnyvale, CA
- $153,300 - $259,600 a year
- Day shift
- Surgery
- Bachelor of Science
- Master's degree
Senior RTL Design Engineer, TPU
Google —Sunnyvale, CA
- $163,000 - $237,000 a year
- Full-time
- Computer science
- Computer Science
- Master's degree
Senior Physical Design Flow and Methodology Engineer
Google —Sunnyvale, CA
- $163,000 - $237,000 a year
- Full-time
- Computer science
- Computer Science
- System design
TPU RTL Design Engineer, Networking, Inter-Chip Interconnects
Google —Sunnyvale, CA
- $138,000 - $198,000 a year
- Full-time
- Computer science
- Computer Science
- Master's degree
Senior Design and Integration Engineer, Cloud TPU
Google —Sunnyvale, CA
- $163,000 - $237,000 a year
- Full-time
- Computer science
- Computer Science
- Master's degree
Staff Design Verification Engineer, UAL and PCIe Subsystems
Marvell —Santa Clara, CA
- $113,920 - $170,600 a year
- Computer Science
- 5 years
- Bachelor of Science
- Employee stock purchase plan
20h

I want to receive the latest job alert for python/perl developer in sunnyvale, ca

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

python/perl developer jobs near sunnyvale, ca

Verification Engineer jobs in Santa Clara, CA

Principal Software Engineer jobs in Santa Clara, CA

Design Engineer jobs in Sunnyvale, CA

Lead Designer jobs in Sunnyvale, CA

Hardware Engineer jobs in Sunnyvale, CA

Design Engineer jobs in Palo Alto, CA

Staff Scientist jobs in Pleasanton, CA

Integration Engineer jobs in Sunnyvale, CA

Senior Engineer jobs in Santa Clara, CA

Design Verification Engineer jobs in Santa Clara, CA

Civil Engineer jobs in Huntsville, AL

Senior Design Engineer jobs in Creve Coeur, MO

Senior Design Engineer jobs in Chandler, AZ

Interior Design jobs in Jacksonville, FL

Senior Design Engineer jobs in Louisville, KY

Senior Citizens jobs in Westchester, NY

Senior Design Engineer jobs in San Antonio, TX

Belmont Village Senior Living jobs in Buffalo Grove, IL

Network Engineer jobs in Providence, RI

Senior Design Engineer jobs in Lynchburg, VA

Design Technology Co-Optimization Engineer

Google -
Sunnyvale, CA

Apply Now

Job Details

Full-time
$138,000 - $198,000 a year

Qualifications

Tooling
Automation software
System architecture
Semiconductor electronics
Research
Data extraction

Full Job Description

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
2 years of experience in Physical Design (RTL-to-GDS) or Technology Development, focusing on advanced nodes (e.g., 7nm, 5nm, or below).
Experience in scripting and automation using Tcl and Python (or Perl) to manage design sweeps and data extraction.
Experience with industry-standard Place and Route (P&R) tools and Static Timing Analysis (STA) tools.
Experience in CMOS device physics, FinFET/nanosheet architectures, and the impact of layout parasitics on PPA.

Preferred qualifications:

Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science, with an emphasis on computer architecture.
Experience working with major foundry technology files (PDKs) and interpreting Design Rule Manuals (DRM) to guide physical implementation.
Experience in Design Technology Co-Optimization (DTCO), including standard cell library characterization, metal stack optimization, and evaluation of scaling boosters (e.g., backside power delivery).
Experience with RTL synthesis and standard cell library optimization.
Expertise in power integrity and reliability analysis and physical verification.
Familiarity with datacenter-class IP blocks, such as high-performance CPU/GPU cores, SRAM arrays, or high-speed interconnects.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As a Design Technology Co-Optimization (DTCO) Engineer, you will bridge the gap between process technology and product architecture to define the next generation of datacenter-class silicon. You will be responsible for extracting maximum process entitlement by evaluating advanced logic nodes and emerging transistor architectures.

In this role, you will conduct Place and Route (P&R) experiments and sensitivity analyses to influence standard cell library architecture, metal stack definitions, and design rules. You will collaborate with Foundry, IP, and Architecture teams to identify Power, Performance, and Area (PPA) bottlenecks and drive System Technology Co-Optimization (STCO) initiatives.

Your work will involve performing high-fidelity physical implementation sweeps, analyzing the impact of scaling boosters, and developing automated methodologies to quantify PPA gains. By navigating the trade-offs between process complexity and design performance, you will ensure Google’s hardware achieves efficiency and power density.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $198000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities

Execute high-fidelity Place and Route (P&R) experiments to evaluate the PPA impact of advanced process features, library architectures, and design rule variations on datacenter-class IP.
Drive Design Technology Co-Optimization (DTCO) by collaborating with foundries and internal technology teams to define optimal metal stacks, track heights, and scaling boosters (e.g., backside power delivery, buried power rails).
Quantify process entitlement through systematic benchmarking of logic and memory macros, identifying bottlenecks in power density and timing closure for next-generation nodes.
Develop automated physical design methodologies and flows to accelerate technology pathfinding and enable rapid what-if analysis of emerging transistor architectures.
Influence System Technology Co-Optimization (STCO) by partnering with Hardware Architects and Circuit Designers to translate process-level innovations into system-level performance gains.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Apply Now

Refine Your Search

python/perl developer jobs in sunnyvale, ca

Design Technology Co-Optimization Engineer

Senior Staff Verification Engineer

Senior Emulation Engineer

Principal Emulation Engineer

Senior Staff Physical Verification CAD engineer

ASIC RTL Design Engineer, Interconnect & Memory Systems

Senior ASIC Design Engineer, Hardware Compute Group

Silicon Hardware Emulation Engineer, Google Cloud

RTL Design and Integration Engineer

TPU PCIe RTL Design Engineer

Staff Scientist, Bioinformatics

Physical Design Lead, ASIC

Senior ASIC Physical Design Engineer

Senior SoC Design Engineer, Cloud

Sr FPGA Designer

Senior RTL Design Engineer, TPU

Senior Physical Design Flow and Methodology Engineer

TPU RTL Design Engineer, Networking, Inter-Chip Interconnects

Senior Design and Integration Engineer, Cloud TPU

Staff Design Verification Engineer, UAL and PCIe Subsystems

I want to receive the latest job alert for python/perl developer in sunnyvale, ca

Explore jobs in more locations

Minimum qualifications:

Preferred qualifications:

About the job

Responsibilities

Job Seeker Tools

Employer Tools

Browse

Stay Connected