Top 55 Fpga engineer Jobs in Chandler, Az

Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Senior Advanced Electrical Engineer
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $142,696 - $158,303 a year
- Full-time
- Hybrid work
- 6 years
- Management
- Master's degree
- Paid parental leave
- Health insurance
Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $122,785 - $136,215 a year
- Full-time
- Hybrid work
- Data analysis skills
- Research
- 3 years
Sr Principal ASIC FPGA Engineer (Sign-on Bonus Available)
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $182,139 - $202,060 a year
- Full-time
- Hybrid work
- Data analysis skills
- Research
- Master's degree
- Paid parental leave
- Health insurance
Senior Systems and Test Integration Engineer- Hardware DevOps Environment
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $112,924 - $125,275 a year
- Full-time
- DevOps
- Windows
- 3 years
- Paid parental leave
- Health insurance
FPGA Engineer (Space)
Viasat, Inc. —Tempe, AZ
- $104,500 - $194,000 a year
- Online Application
- Mid-level
- Travel
- Linux
Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
FPGA Engineer
EndoSec LLC —Phoenix, AZ
- Full-time
- Travel
- Senior level
- Python
Quick Apply
Sr. ASIC & FPGA Verification Engineer
CxDesign, LLC —Phoenix, AZ
- Senior level
Principal FPGA/ASIC Engineer - Level 3
Northrop Grumman —Gilbert, AZ
- $79,300 - $147,600 a year
- Overtime
- Research
- Master's degree
- Analysis skills
- Paid holidays
- Disability insurance
Technical Staff Engineer-Design
Microchip Technology —Chandler, AZ
- Full-time
- Writing skills
- 11+ years
- English
Principal PCB & Substrate Layout Engineer
Belcan —Phoenix, AZ
- $98 an hour
- Contract
- Engineering
- Experience equivalent to degree accepted
- Senior level
- Paid holidays
- Health insurance
Quick Apply
13d
Senior Digital Design Engineer
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $118,519 - $131,482 a year
- Urgently hiring
- Hybrid work
- 3 years
- Master's degree
- Analysis skills
- Paid parental leave
- Health insurance
5d
PCB & Substrate Layout Engineer (On-Site Preferred)
HRU Tech —Phoenix, AZ
- Contract
- Engineering
- Mentoring
- US work authorization
Quick Apply
Embedded Software Engineer - Platform & Hardware Integration
Quest Defense Systems & Solutions, Inc. —Phoenix, AZ
- $100,000 - $140,000 a year
- Remote
- Mid-level
- Analysis skills
- 4 years
- Disability insurance
- Health insurance
11d
Senior FPGA Design Engineer
COMTECH TELECOMMUNICATIONS —Chandler, AZ
- Full-time
- Microsoft Excel
- 5 years
- Senior level
Quick Apply
Systems Engineer - Level 4
Northrop Grumman —Chandler, AZ
- $122,800 - $184,200 a year
- Overtime
- 6 years
- Master's degree
- Analysis skills
- Paid holidays
- Disability insurance
Senior RF Space Systems Engineer
Viasat, Inc. —Tempe, AZ
- $141,500 - $264,000 a year
- Online Application
- Master's degree
- 8 years
- Business development
Lead, Digital Design Engineer
L3Harris Technologies —Tempe, AZ
- 7 years
- Engineering
- Organizational skills
3d
Senior Embedded Platform / Multicore Performance Engineer
Quest Defense Systems & Solutions, Inc. —Tempe, AZ
- $150,000 - $170,000 a year
- Hybrid work
- Computer Science
- Master's degree
- Analysis skills
- Disability insurance
- Health insurance
12d

I want to receive the latest job alert for fpga engineer in chandler, az

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions

General Dynamics Mission Systems, Inc -
Scottsdale, AZ

Apply Now

Job Details

Full-time
$135,396 - $150,205 a year

Qualifications

Verification (System development task)
FPGA
Electrical technical documentation
Technical writing
FPGA circuit design

Full Job Description

Basic Qualifications :

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a minimum of 3 years of relevant experience.

CLEARANCE REQUIREMENTS: Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position:

What You'll Do

Architect and implement high-performance FPGA designs in VHDL and/or Verilog targeting Xilinx and Microchip device families.
Perform synthesis, place-and-route, and timing closure using Vivado or Libero, including advanced techniques such as pipelining, register retiming, floorplanning, and physical optimization
Develop and execute block-level simulations using QuestaSim/ModelSim with code coverage analysis (statement, branch, condition, expression)
Create self-checking testbenches for correctness verification
Design high-speed interfaces for inter-module communication and system integration
Collaborate with systems engineers, software developers, and verification engineers in an Agile development environment
Participate in design reviews, peer code reviews, and documentation of design specifications and interface control documents
Contribute to CI/CD pipeline development for automated synthesis, simulation regression, and coverage tracking
Support integration and lab bring-up activities, including on-target FPGA debug using ILAs and JTAG-based tools

Required Qualifications

Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design
Hands-on experience with Xilinx Vivado Design Suite or Microchip Libero for synthesis, implementation, and timing analysis
Experience targeting Xilinx and Microchip device families
Ability to achieve timing closure on designs at 300+ MHz clock rates
Experience with FPGA simulation tools (QuestaSim or ModelSim)
Proficiency in writing self-checking testbenches with automated pass/fail determination
Understanding of high-speed digital design principles: pipelining, clock domain crossing (CDC), metastability mitigation, and synchronous design
Experience with AXI-Stream, AXI4, or similar on-chip bus protocols
Ability to read and interpret timing reports, utilization summaries, and critical-path analysis output
Strong written and verbal communication skills for design documentation and technical presentations
S. Citizenship and ability to obtain/maintain a Secret security clearance

Preferred Qualifications

Experience with cryptographic algorithm implementation in hardware (AES, GCM, SHA, ECC, RSA, or similar)
Experience with high-speed serial interfaces: PCIe, Ethernet (10G/25G/100G), Fibre Channel, Aurora, or GTY/GTM transceivers
Experience with CI/CD pipelines for FPGA development (GitLab CI) including automated synthesis and regression testing
Proficiency in scripting languages (Tcl, Python, Bash) for build automation and design flow scripting
Experience with version control systems (GitLab) and collaborative development workflows
Experience with Xilinx IP cores: FIFO Generator, Clock Wizard, MIG/DDR controllers, DMA/Bridge subsystems
Experience with embedded processors in FPGA (MicroBlaze, Zynq PS, Versal AI Engine)

#CJ3

Salary Note: This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range: USD $135,396.00 - USD $150,205.00 /Yr. Company Overview:

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Apply Now

Refine Your Search

fpga engineer jobs in chandler, az

Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions

Senior Advanced Electrical Engineer

Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)

Sr Principal ASIC FPGA Engineer (Sign-on Bonus Available)

Senior Systems and Test Integration Engineer- Hardware DevOps Environment

FPGA Engineer (Space)

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

FPGA Engineer

Sr. ASIC & FPGA Verification Engineer

Principal FPGA/ASIC Engineer - Level 3

Technical Staff Engineer-Design

Principal PCB & Substrate Layout Engineer

Senior Digital Design Engineer

PCB & Substrate Layout Engineer (On-Site Preferred)

Embedded Software Engineer - Platform & Hardware Integration

Senior FPGA Design Engineer

Systems Engineer - Level 4

Senior RF Space Systems Engineer

Lead, Digital Design Engineer

Senior Embedded Platform / Multicore Performance Engineer

I want to receive the latest job alert for fpga engineer in chandler, az

Explore jobs in more locations

What You'll Do

Required Qualifications

Preferred Qualifications

Job Seeker Tools

Employer Tools

Browse

Stay Connected