Top 64 Electrical engineers Jobs in Gilroy, Ca

Lead ASIC DFT Engineer
Cyient —San Jose, CA
- $80 - $85 an hour
- Full-time
- Analysis skills
- Mentoring
- In-person
Quick Apply
Senior Electrical Engineer
Valley Water —San Jose, CA
- $167,668.80 - $214,635.20 a year
- Online Application
- System design
- Senior level
Electrical Engineer
Curpow Inc. —Scotts Valley, CA
- Full-time
- Laboratory experience
- Mid-level
- Ability to lift 50 pounds
Quick Apply
Lead Electrical Systems Engineer
Leidos —California
- $131,300 - $237,350 a year
- Full-time
- Hybrid work
- Engineering
- Master's degree
- Team management
2d
Lead Electrical Systems Engineer
Leidos —California
- $131,300 - $237,350 a year
- Full-time
- Hybrid work
- Engineering
- Master's degree
- Team management
2d
Distribution Engineering Supervisor
Leidos —California
- $73,450 - $132,775 a year
- Full-time
- Hybrid work
- Microsoft Outlook
- Bachelor of Science
- Engineering
- Flexible schedule
7d
Distribution Engineering Supervisor
Leidos —California
- $73,450 - $132,775 a year
- Full-time
- Hybrid work
- Microsoft Outlook
- Bachelor of Science
- Engineering
- Flexible schedule
7d
Distribution Engineering Supervisor
Leidos —California
- $73,450 - $132,775 a year
- Full-time
- Hybrid work
- Microsoft Outlook
- Bachelor of Science
- Engineering
- Flexible schedule
7d
Distribution Engineering Supervisor
Leidos —California
- $73,450 - $132,775 a year
- Full-time
- Hybrid work
- Microsoft Outlook
- Bachelor of Science
- Engineering
- Flexible schedule
7d
Data Center Chief Engineer
Amazon Data Services, Inc. —Gilroy, CA
- $110,400 - $191,200 a year
- Full-time
- Microsoft Outlook
- Up to 50% travel
- 3 years
- AD&D insurance
- Relocation assistance
Design Verification Engineer
Meridian Infotech LLC —San Jose, CA
- $80 - $94 an hour
- Full-time
- Mid-level
- Scripting
- In-person
- Health savings account
- Health insurance
Quick Apply
1d
Hardware System Validation Engineer
Apple —San Jose, CA
- $129,300 - $225,300 a year
- System design
- Laboratory experience
- Mid-level
- Employee stock purchase plan
- Health insurance
Hardware System Design Engineer - Apple Vision Pro
Apple —San Jose, CA
- $129,300 - $225,300 a year
- Mid-level
- Master's degree
- Electrical Engineering
- Employee stock purchase plan
- Health insurance
Electrical Simulation CAE Engineer
Apple —San Jose, CA
- $120,900 - $249,000 a year
- Schematics
- CAD
- Data analysis skills
- Employee stock purchase plan
- Health insurance
Servo Control Engineer
Western Digital —San Jose, CA
- $115,200 - $153,600 a year
- Full-time
- Research
- Mid-level
- Doctor of Philosophy
- Health savings account
- AD&D insurance
Quick Apply
Plant Engineer II
Calpine Operating Services Company —Coyote, CA
- $112,719.72 - $143,717.65 a year
- Email
- Engineering
- Mid-level
- 3 years
Quick Apply
Mixed Signal & Analog Circuit Engineer
NUBYT, Inc. —San Jose, CA
- $100 - $110 an hour
- Contract
- Master's degree
- In-person
- Senior level
- Dental insurance
- Tuition reimbursement
Quick Apply
Reliability Integration and Failure Analysis Engineer
Western Digital —San Jose, CA
- $74,900 - $99,800 a year
- Full-time
- Computer Science
- Bachelor of Science
- Analysis skills
- Health savings account
- AD&D insurance
Quick Apply
Test Engineer, Senior
M/A Com Technolgy Solutions —Morgan Hill, CA
- $70,000 - $113,000 a year
- 5 years
- Bachelor of Science
- Scripting
- Health insurance
- Dental insurance
Principal Power System Engineer (Datacenter)
Power Integrations —San Jose, CA
- Full-time
- 11+ years
- Master's degree
- Senior level

I want to receive the latest job alert for electrical engineers in gilroy, ca

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

electrical engineers jobs near gilroy, ca

Hardware Engineer jobs in San Jose, CA

Design Verification Engineer jobs in San Jose, CA

Electrical Engineer jobs in California

Software Engineer jobs in San Jose, CA

Principal Software Engineer jobs in San Jose, CA

Warehouse Manager jobs in California

Cae Engineer jobs in San Jose, CA

Electrical Engineer jobs in Scotts Valley, CA

Reliability Engineer jobs in San Jose, CA

Senior Electrical Engineer jobs in San Jose, CA

Hardware Engineer jobs in Charlotte, NC

Hardware Engineer jobs in Hauppauge, NY

Hardware Engineer jobs in Huntsville, AL

Project Engineer jobs in Remote

Hardware Engineer jobs in Clemson, SC

Design Verification Engineer jobs in Denver, CO

Industrial Design jobs in Rochester, NY

Design Verification Engineer jobs in Texas

Design Verification Engineer jobs in Waltham, MA

Interior Design jobs in Des Moines, IA

Lead ASIC DFT Engineer

Cyient -
San Jose, CA

Quick Apply

Job Details

Full-time | Contract
$80 - $85 an hour

Qualifications

Analog circuit design
Engineering development testing
Electronics functional testing
Integrated circuits (ICs)
Ramps
Analysis skills
SoC
System architecture design
Simulation tools
Root cause analysis
Test analysis
Python
Debugging
Cross-functional communication

Full Job Description

Title - Lead ASIC DFT Engineer

Location – San Jose, CA.

Duration - Contract

Job Description

Experience

10+ years of hands-on experience in ASIC Design-for-Test (DFT)

Role Summary

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.

Key Responsibilities

Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
Act as a technical escalation point for advanced DFT and post-silicon debug issues.
Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.

Required Skills & Qualifications

Strong hands-on experience in ASIC DFT with end-to-end ownership.
Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
Experience with MBIST implementation and verification; SMS experience preferred.
Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
Proven post-silicon debug and silicon bring-up experience.
Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
Strong communication skills and the ability to work independently with minimal ramp-up.

Preferred Experience

MBIST post-silicon validation.
ATPG simulations and fault coverage debug.
DFT RTL, DFD, DFT verification, and IP-level DFT integration.
DFT SDC creation and DFT timing closure support.
Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
TCL/PERL scripting for DFT automation, reporting, and debug.
Experience working across multiple ASIC technology nodes and complex product development cycles.
Familiarity with yield learning, diagnosis, and manufacturing test optimization.

Pay: $80.00 - $85.00 per hour

Work Location: In person

Quick Apply

Refine Your Search

electrical engineers jobs in gilroy, ca

Lead ASIC DFT Engineer

Senior Electrical Engineer

Electrical Engineer

Lead Electrical Systems Engineer

Lead Electrical Systems Engineer

Distribution Engineering Supervisor

Distribution Engineering Supervisor

Distribution Engineering Supervisor

Distribution Engineering Supervisor

Data Center Chief Engineer

Design Verification Engineer

Hardware System Validation Engineer

Hardware System Design Engineer - Apple Vision Pro

Electrical Simulation CAE Engineer

Servo Control Engineer

Plant Engineer II

Mixed Signal & Analog Circuit Engineer

Reliability Integration and Failure Analysis Engineer

Test Engineer, Senior

Principal Power System Engineer (Datacenter)

I want to receive the latest job alert for electrical engineers in gilroy, ca

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected