Top 63 Package checker Jobs in San Jose, Ca

Formal Verification - DV
Etched —San Jose, CA
- Full-time
- 5 years
- Office
- Senior level
- Health insurance
- Dental insurance
Senior IQC Inspector
Intuitive —Sunnyvale, CA
- Full-time
- Surgery
- Engineering
- 3 years
Quick Apply
QC Inspector
Sierra Circuits Inc. —Sunnyvale, CA
- $20 - $26 an hour
- Full-time
- Microsoft Excel
- Ability to walk for extended periods
- Basic math
- AD&D insurance
- Paid holidays
Quick Apply
Sales Store Checker
US Defense Commissary Agency —Moffett Field, CA
- $19.43 - $25.26 an hour
- Overtime
- Background check
- 18 years or older
- Customer service
Lamination Operator - Trainee
Sierra Circuits Inc. —Sunnyvale, CA
- $20 - $25 an hour
- Full-time
- Microsoft Excel
- Ability to walk for extended periods
- Computer literacy
- AD&D insurance
- Paid holidays
Quick Apply
QA Inspector
Sierra Circuits —San Jose, CA
- $20 - $33 an hour
- Full-time
- Ability to walk for extended periods
- English
- Mid-level
- AD&D insurance
- Paid holidays
Quick Apply
Export Control Officer
Sierra Circuits Inc. —Sunnyvale, CA
- $80,000 - $120,000 a year
- Full-time
- Ability to walk for extended periods
- Office
- Analysis skills
- AD&D insurance
- Paid holidays
Quick Apply
Flex Technician-Trainee
Sierra Circuits Inc. —Sunnyvale, CA
- $20 - $23 an hour
- Extended hours
- Manufacturing
- Ability to stand for extended periods
- Communication skills
- AD&D insurance
- Paid holidays
Quick Apply
Screening Operator
Sierra Circuits Inc. —Sunnyvale, CA
- $20 - $25 an hour
- Weekends as needed
- Ability to walk for extended periods
- Computer literacy
- Mid-level
- AD&D insurance
- Paid holidays
Quick Apply
Wet Lab Technician
Sierra Circuits Inc. —Sunnyvale, CA
- $23 - $28 an hour
- Extended hours
- Microsoft Excel
- Microsoft Outlook
- Bachelor of Science
- AD&D insurance
- Paid holidays
Quick Apply
Head Clerk-Lucky- 3457 Mckee Rd., San Jose, CA 95127
The Save Mart Companies —San Jose, CA
- $30.67 an hour
- Full-time
- Merchandising
- Mid-level
- Office
- AD&D insurance
- Health insurance
Quick Apply
4d
Staff Machine Learning Engineer, AI Agent Platform
GEICO —Palo Alto, CA
- $115,000 - $260,000 a year
- Full-time
- Computer Science
- Java
- AWS
SPI and Print Operator
Sierra Circuits Inc. —San Jose, CA
- Full-time
- Computer literacy
- High school diploma or GED
- Analysis skills
- AD&D insurance
- Paid holidays
Quick Apply
Sr Programmer – Compilers
SRA OSS —San Jose, CA
- Email
- Java
- Analysis skills
- Software development
Jr. Process Engineer
Sierra Circuits Inc. —San Jose, CA
- $95,000 - $120,000 a year
- Extended hours
- Ability to walk for extended periods
- Word processing
- Computer literacy
- AD&D insurance
- Paid holidays
Quick Apply
Design Verification Engineer - SoC
Etched —San Jose, CA
- $150,000 - $275,000 a year
- Full-time
- Mid-level
- Office
- Analysis skills
- Health insurance
- Dental insurance
CPU Processor Performance Verification Engineer
Apple —Santa Clara, CA
- $129,300 - $194,700 a year
- Bachelor of Science
- Analysis skills
- Bachelor's degree
- Employee stock purchase plan
- Health insurance
MTS, DDR Design Verification (AI2487)
SiMa Technologies —San Jose, CA
- $176,200 - $281,900 a year
- Full-time
- Computer science
- Computer Science
- Bachelor of Science
CPU Formal Verification Engineer
Qualcomm —Santa Clara, CA
- $142,200 - $213,400 a year
- Computer Science
- Bachelor of Science
- Math
Quality Engineer
Sierra Circuits Inc. —San Jose, CA
- $85,000 - $95,000 a year
- Extended hours
- Microsoft Excel
- Microsoft Outlook
- 5 years
- AD&D insurance
- Paid holidays
Quick Apply

I want to receive the latest job alert for package checker in san jose, ca

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

package checker jobs near san jose, ca

Machine Learning Engineer jobs in Palo Alto, CA

Design Verification Engineer jobs in San Jose, CA

Quality Control Inspector jobs in Sunnyvale, CA

Verification Engineer jobs in Santa Clara, CA

Laboratory Technician jobs in Sunnyvale, CA

Junior Process Engineer jobs in San Jose, CA

Print Operator jobs in San Jose, CA

Machine Learning Engineer jobs in Mississippi

Machine Learning Engineer jobs in Littleton, CO

Machine Learning Engineer jobs in Princeton, NJ

Machine Learning Engineer jobs in Doylestown, PA

Machine Operator jobs in Lancaster, PA

Machine Learning Engineer jobs in New York, NY

Design Verification Engineer jobs in North Chicago, IL

Manufacturing Engineer jobs in Austin, TX

Electrical Engineer jobs in Panama City, FL

Design Verification Engineer jobs in Eden Prairie, MN

Design Verification Engineer jobs in New York, NY

Design Verification Engineer jobs in San Diego, CA

Underwriter Trainee jobs in Houston, TX

Formal Verification - DV

Etched
San Jose, CA

Apply Now

Job Details

Full-time

Benefits

Health insurance
Dental insurance
Vision insurance

Qualifications

Regression testing implementation
Engineering development testing
Automation
5 years
System architecture
Firmware
Metrics Reporting
Collaboration with product development teams
SoC
System validation
Ethernet
Perl
Simulation tools
Test analysis
SystemVerilog
Senior level
Python
Debugging
Validation design

Full Job Description

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

We are seeking a Formal Verification Engineer to join our ASIC Design Verification team. You will drive formal verification across the custom IP, interface IP, and SoC subsystems that power our ASICs, including compute arrays, DMA engines, NoCs, memory systems, PCIe, Ethernet, CPU subsystems, low-power peripherals, and vendor IP wrappers. You will work closely with architects, RTL designers, DV engineers, emulation teams, and software/firmware teams to prove design correctness, expose deep corner-case bugs, and improve verification closure across the full chip.

Key Responsibilities

Define and drive formal verification strategy across the ASIC DV team for complex IP blocks, interface subsystems, and SoC integration logic.
Develop formal verification plans covering functional correctness, connectivity, ordering, reset behavior, configuration legality, and deadlock/livelock freedom.
Build reusable formal environments using SystemVerilog Assertions, assumptions, constraints, checkers, cut-points, abstraction models, and reference models.
Drive proof convergence using abstractions, cut-points, assume-guarantee reasoning, cover properties, bounded-proof analysis, and coverage metrics to establish formal sign-off confidence.
Work with architects and RTL designers to translate design intent and specifications into high-value formal properties and closure criteria.
Partner with UVM DV, emulation, software, and firmware teams to align formal verification with simulation, coverage, regressions, and bring-up.
Debug complex RTL, protocol, datapath, connectivity, and integration bugs using formal counterexamples, waveforms, and design analysis.
Contribute to formal sign-off methodology, regression automation, reporting, and design-for-formal best practices.

You May Be a Good Fit If You Have

5+ years of design verification experience, including significant hands-on formal verification experience on complex digital designs or shipping silicon.
Strong proficiency with SystemVerilog, SystemVerilog Assertions, and formal verification methodology.
Experience with commercial formal tools such as Cadence JasperGold, Synopsys VC Formal, or Siemens Questa Formal.
Strong understanding of digital design, computer architecture, datapaths, interconnects, memory systems, and standard SoC interfaces.
Ability to model complex design behavior using assumptions, abstractions, constraints, cut-points, checkers, and reference models.
Strong debugging skills across RTL, specifications, formal counterexamples, simulation waveforms, and verification reports.
Experience collaborating across architecture, RTL design, UVM DV, emulation, software, firmware, and vendor teams.
You thrive in a fast-paced startup environment and can take ownership of ambiguous, high-impact verification problems.

Strong Candidates May Also Have Experience With

Formal verification of systolic arrays, DMA engines, NoCs, memory subsystems, arithmetic datapaths, PCIe, Ethernet, AXI/AMBA, CPU interfaces, or low-power controllers.
Protocol compliance checking, connectivity checking, register verification, datapath validation, reset verification, or deadlock/livelock analysis.
Vendor IP integration, encrypted or black-box IP verification, VIP configuration, and contract-based verification around subsystem boundaries.
Sequential LEC, floating-point or integer arithmetic proofs, cache coherency checks, interrupt handling, or memory-mapped IO verification.
Scripting in Python, TCL, Perl, or similar for automation, regression management, debug, and dashboarding.

Benefits

Medical, dental, and vision packages with generous premium coverage
- $500 per month credit for waiving medical benefits
Housing subsidy of $2k per month for those living within walking distance of the office
Relocation support for those moving to San Jose (Santana Row)
Various wellness benefits covering fitness, mental health, and more
Daily lunch + dinner in our office

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.

Apply Now

Refine Your Search

package checker jobs in san jose, ca

Formal Verification - DV

Senior IQC Inspector

QC Inspector

Sales Store Checker

Lamination Operator - Trainee

QA Inspector

Export Control Officer

Flex Technician-Trainee

Screening Operator

Wet Lab Technician

Head Clerk-Lucky- 3457 Mckee Rd., San Jose, CA 95127

Staff Machine Learning Engineer, AI Agent Platform

SPI and Print Operator

Sr Programmer – Compilers

Jr. Process Engineer

Design Verification Engineer - SoC

CPU Processor Performance Verification Engineer

MTS, DDR Design Verification (AI2487)

CPU Formal Verification Engineer

Quality Engineer

I want to receive the latest job alert for package checker in san jose, ca

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected