Top 363 Design verification engineer soc Jobs in Santa Clara, Ca

Principal Design Verification Engineer - PCIe / High-Speed SoC
Everforth —Santa Clara, CA
- $200,000 - $250,000 a year
- Full-time
- Management
- Analysis skills
- C++
- Employee stock purchase plan
- Paid holidays
14h
Design Verification Engineer - SoC
Etched —San Jose, CA
- $150,000 - $275,000 a year
- Full-time
- Mid-level
- Office
- Analysis skills
- Health insurance
- Dental insurance
SoC Verification Engineer – NoC / UVM
Advanced Micro Devices, Inc —San Jose, CA
- Hybrid work
- Master's degree
- Senior level
- Electrical Engineering
Design Verification Engineer
Advanced Micro Devices, Inc —Santa Clara, CA
- Hybrid work
- Master's degree
- Analysis skills
- Mentoring
ASIC Engineer, Design Verification
Meta —Sunnyvale, CA
- $114,000 - $172,000 a year
- Computer science
- Computer Science
- Mid-level
1d
ASIC/SoC Design Verification Engineer
TETRAMEM INC —San Jose, CA
- $110,000 - $300,000 a year
- Full-time
- 3 years
- Senior level
- Leadership
Quick Apply
SoC ASIC Verification Engineer – New College Grad 2026
NVIDIA —Santa Clara, CA
- $100,000 - $189,750 a year
- Full-time
- Computer Science
- Master's degree
- Analysis skills
Design Verification Engineer
Broadcom —San Jose, CA
- $143,800 - $230,000 a year
- Full-time
- Computer science
- Computer Science
- 11+ years
- Employee stock purchase plan
- Paid holidays
Staff Engineer, Design Verification
Marvell —Santa Clara, CA
- $113,920 - $170,600 a year
- Full-time
- Mid-level
- Master's degree
- Doctor of Philosophy
- Employee stock purchase plan
ASIC Design Verification Engineer
Avicena Tech —Sunnyvale, CA
- $0 a year
- Full-time
- Mid-level
- 3 years
- Master's degree
Quick Apply
ASIC Verification Engineer
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- Computer science
- Computer Science
- Research
Silicon Design Verification Engineer
Advanced Micro Devices, Inc —San Jose, CA
- Hybrid work
- Mid-level
- Master's degree
- Analysis skills
SoC Design and Integration Engineer
Apple —Cupertino, CA
- $150,400 - $277,600 a year
- Writing skills
- Mid-level
- 3 years
- Employee stock purchase plan
- Health insurance
Verification Engineer
Lumilens —San Jose, CA
- Full-time
- Bachelor of Science
- 3 years
- Senior level
- Health insurance
- Dental insurance
1d
SoC Digital Verification Engineer, Multimedia Lab
TikTok —San Jose, CA
- $156,000 - $316,800 a year
- Computer Science
- Mid-level
- Analysis skills
- Paid parental leave
- Paid holidays
ASIC/SOC Silicon Verification Engineer
MatX —Mountain View, CA
- $120,000 - $475,000 a year
- Full-time
- Office
- US work authorization
- Senior level
- Paid parental leave
- Health savings account
Verification Engineer, AI Augmented Design Verification
Tesla —Palo Alto, CA
- $128,000 - $312,000 a year
- Full-time
- 5 years
- In-person
- Senior level
- Commuter assistance
- Health savings account
6d
ASIC Verification Engineer - GPU
NVIDIA —Santa Clara, CA
- $136,000 - $264,500 a year
- Full-time
- Mid-level
- Analysis skills
- Electrical Engineering
Silicon Design Engineer
Advanced Micro Devices, Inc —San Jose, CA
- Online Application
- Research
- Travel
- 1 year
11d
Senior Verification Engineer - Hardware
NVIDIA —Santa Clara, CA
- $168,000 - $310,500 a year
- Full-time
- Computer science
- Computer Science
- Office

I want to receive the latest job alert for design verification engineer soc in santa clara, ca

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

design verification engineer soc jobs near santa clara, ca

Design Verification Engineer jobs in Santa Clara, CA

Verification Engineer jobs in Santa Clara, CA

Design Verification Engineer jobs in San Jose, CA

Verification Engineer jobs in San Jose, CA

Design Engineer jobs in San Jose, CA

Verification Engineer jobs in Palo Alto, CA

Design Verification Engineer jobs in Sunnyvale, CA

Verification Engineer jobs in Mountain View, CA

Engineer jobs in Jacksonville, FL

Insurance Verification jobs in Dallas, TX

Design Verification Engineer jobs in Mountain View, CA

Design Verification Engineer jobs in Chandler, AZ

Design Verification Engineer jobs in California

Insurance Verification jobs in Phoenix, AZ

Design Verification Engineer jobs in North Chicago, IL

Verification Engineer jobs in San Francisco Bay Area, CA

Insurance Verification jobs in Las Vegas, NV

Verification Engineer jobs in Sacramento, CA

Verification Engineer jobs in Michigan

Mechanical Engineer jobs in San Luis Obispo, CA

Principal Design Verification Engineer - PCIe / High-Speed SoC

Everforth -
Santa Clara, CA

Apply Now

Job Details

Full-time
$200,000 - $250,000 a year
14 hours ago

Benefits

Employee stock purchase plan
Paid holidays
Health insurance
Dental insurance
401(k)
RSU
Paid time off
Vision insurance
Opportunities for advancement
Life insurance

Qualifications

Automation
SoC
SystemVerilog
Python

Full Job Description

Principal Design Verification Engineer - PCIe / High-Speed SoC

Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoC
Location: Santa Clara, CA
Compensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)
Requirements: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog, UVM

Position Overview
We are seeking a Principal Design Verification Engineer with deep expertise in PCIe and high-speed SoC verification to lead verification efforts for next-generation multi-core SoCs. This role will own verification planning, architecture, and execution for complex IP (PCIe, SerDes, UALink, interconnect) and full-chip integrations, drive closure of functional coverage and sign-off criteria, and mentor a team of verification engineers. The ideal candidate combines strong hands-on technical skills (SystemVerilog/UVM, Python, C++, scripting) with proven leadership in large-scale SoC verification projects and experience with EDA verification tool flows.

Key Responsibilities

Define and drive verification strategy and plans for PCIe IP, SerDes subsystems, and high-speed SoC integrations to achieve tape-out quality sign-off.
Lead development of modular, reusable UVM/ SystemVerilog verification environments and testbenches for IP and subsystem-level verification; ensure portability and maintainability.
Create and maintain directed and constrained-random test suites, protocol-aware tests for PCIe root/endpoint behavior, error handling, and power/clock domain interactions.
Develop and maintain functional coverage models and closure plans; analyze coverage holes and direct debugging and rework to meet coverage targets.
Architect and implement bring-up and silicon validation support, including creation of bring-up tests, debug scripts, and root-cause analysis for silicon failures.
Drive cross-functional collaboration with architects, RTL designers, firmware/driver teams (ARM), and physical design to resolve verification issues and ensure correct integration.
Leverage and extend EDA verification tool flows (simulation, emulation/FPGA prototypes, static checks, formal) and manage regression infrastructure for large-scale verification runs.
Develop and maintain verification automation (Python, Perl, shell), including test orchestration, result parsing, and metrics dashboards.
Mentor and lead verification engineers, perform code/review sessions, set best practices for assertions, UVM factories, scoreboards, and reuse methodologies.
Evaluate and integrate third-party verification IP and tools (e.g., protocol analyzers, link-layer tools such as UALink) to accelerate verification and validation.
Contribute to performance and power verification scenarios, multi-core coherency testing, and system-level scenarios involving DMA, interrupts, and memory subsystems.

Qualifications

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field; PhD a plus.
10+ years of experience in design verification with a strong focus on SoC and high-speed interfaces (PCIe, UALink, Ethernet, SerDes etc.); proven track record leading verification for complex silicon projects.
Deep knowledge of PCIe protocol (link training, LTSSM, transaction/completion semantics) and hands-on experience verifying PCIe IP (root/endpoint/Switch).
Extensive experience with SystemVerilog and UVM for verification environment development and testbench architecture.
Strong scripting and automation skills (Python required; Perl and shell scripting desirable) and proficiency in C++ for verification components or tools.
Hands-on experience with EDA verification tools (simulation like Synopsys VCS/Questa/Incisive, emulation, formal tools, coverage analysis tools) and large regression/CI workflows.
Experience with SerDes, PHY-level behaviors (link equalization, PAM-n, BER testing), and high-speed link characterization.
Familiarity with ARM-based firmware/bring-up flows and validating multi-core SoC interactions (interconnects, coherency, cache behavior).
Proven expertise in functional coverage-driven verification, assertion-based verification (SVA/PSL), and coverage closure methodologies.
Experience with third-party tools and link analyzers such as UALink or similar protocol tools is a plus.
Strong problem-solving, debugging and root-cause analysis skills; able to drive issues to closure in fast-paced environments.
Excellent communication and leadership skills with experience mentoring engineers and coordinating cross-team verification activities.

Benefits

Comprehensive medical, dental, and vision plans
Life insurance and disability plan options
401(k)
RSUs
ESPP
Paid company-selected holidays & floating holidays
PTO - generous time off programs
Career growth opportunities
For this position, you must be currently authorized to work in the United States without the need for sponsorship for a non-immigrant visa. CyberCoders will consider for Employment in the City of Los Angeles qualified Applicants with Criminal Histories in a manner consistent with the requirements of the Los Angeles Fair Chance Initiative for Hiring (Ban the Box) Ordinance.This job was first posted by CyberCoders on 07/08/2026 and applications will be accepted on an ongoing basis until the position is filled or closed.Everforth CyberCoders is proud to be an Equal Opportunity Employer

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, age, sexual orientation, gender identity or expression, national origin, ancestry, citizenship, genetic information, registered domestic partner status, marital status, status as a crime victim, disability, protected veteran status, or any other characteristic protected by law. Our hiring process includes AI screening for keywords and minimum qualifications, and a virtual recruiter as part of the application process. A human recruiter reviews all results. Click here for details on our virtual recruiter . Everforth CyberCoders will consider qualified applicants with criminal histories in a manner consistent with the requirements of applicable state and local law, including but not limited to the Los Angeles County Fair Chance Ordinance, the San Francisco Fair Chance Ordinance, and the California Fair Chance Act. Everforth CyberCoders is committed to working with and providing reasonable accommodation to individuals with physical and mental disabilities. Individuals needing special assistance or an accommodation while seeking employment can contact a member of our Human Resources team at [email protected] to make arrangements.

Apply Now

Refine Your Search

design verification engineer soc jobs in santa clara, ca

Principal Design Verification Engineer - PCIe / High-Speed SoC

Design Verification Engineer - SoC

SoC Verification Engineer – NoC / UVM

Design Verification Engineer

ASIC Engineer, Design Verification

ASIC/SoC Design Verification Engineer

SoC ASIC Verification Engineer – New College Grad 2026

Design Verification Engineer

Staff Engineer, Design Verification

ASIC Design Verification Engineer

ASIC Verification Engineer

Silicon Design Verification Engineer

SoC Design and Integration Engineer

Verification Engineer

SoC Digital Verification Engineer, Multimedia Lab

ASIC/SOC Silicon Verification Engineer

Verification Engineer, AI Augmented Design Verification

ASIC Verification Engineer - GPU

Silicon Design Engineer

Senior Verification Engineer - Hardware

I want to receive the latest job alert for design verification engineer soc in santa clara, ca

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected