Top 59 Cisco voice implementation engineer Jobs

ASIC DFT Engineer
Cisco Systems, Inc. —San Jose, CA
- $125,300 - $186,800 a year
- Full-time
- CAD
- Master's degree
- Senior level
Quick Apply
Principal Software Engineer
Cisco Systems —Milpitas, CA
- $222,900 - $381,600 a year
- Full-time
- Computer Science
- 11+ years
- Master's degree
- Paid parental leave
- Paid holidays
Emulation Engineer
Cisco Systems —San Jose, CA
- $135,800 - $252,000 a year
- Full-time
- Office
- 3 years
- Master's degree
- Paid parental leave
- Paid holidays
Software Engineer
Cisco Systems —Milpitas, CA
- $146,700 - $277,600 a year
- Full-time
- Hybrid work
- Software troubleshooting
- Master's degree
- Bachelor's degree
- Paid parental leave
- Paid holidays
Security Research Engineering Technical Leader
Cisco Systems, Inc. —Austin, TX
- $121,200 - $176,100 a year
- Full-time
- Computer Science
- DevOps
- Research
- Employee stock purchase plan
- Paid holidays
Quick Apply
USPS IIoT Solutions Engineer - Federal Civilian Operations
Cisco Systems —Washington, DC
- $197,600 - $298,300 a year
- Full-time
- Remote
- Computer science
- Computer Science
- 5 years
- Profit sharing
- Paid parental leave
Senior Software QA Engineer, Milpitas, CA, Hybrid
Cisco Systems —Milpitas, CA
- $146,700 - $277,600 a year
- Full-time
- Hybrid work
- Computer science
- Computer Science
- Office
- Paid parental leave
- Paid holidays
System Signal & Power Integrity Hardware ASIC Simulation Engineer Lead (Remote)
Cisco Systems —San Jose, CA
- $163,600 - $303,100 a year
- Full-time
- Remote
- 3 years
- Master's degree
- Analysis skills
- Paid parental leave
- Paid holidays
Emulation Engineer, Technical Leader
Cisco Systems —San Jose, CA
- $163,600 - $303,100 a year
- Full-time
- Office
- Master's degree
- 8 years
- Paid parental leave
- Paid holidays
Solutions Engineer
Cisco Systems —Ann Arbor, MI
- $235,300 - $374,100 a year
- Full-time
- Remote
- Public speaking
- Analysis skills
- Mentoring
- Paid parental leave
- Paid holidays
Software Engineer
Cisco Systems —Research Triangle Park, NC
- $126,500 - $252,000 a year
- Full-time
- Hybrid work
- Computer Science
- 5 years
- Bachelor's degree
- Paid parental leave
- Paid holidays
Reliability Semiconductor Engineering Tech Leader San Jose, CA Hybrid
Cisco Systems —San Jose, CA
- $141,700 - $232,600 a year
- Full-time
- Hybrid work
- 3 years
- Master's degree
- Analysis skills
- Paid parental leave
- Paid holidays
DFT Technical Leader
Cisco Systems —San Jose, CA
- $163,600 - $303,100 a year
- Full-time
- Hybrid work
- CAD
- Master's degree
- US work authorization
- Paid parental leave
- Paid holidays
ASIC Design Verification Emulation Engineer
Cisco Systems —San Jose, CA
- $146,700 - $277,600 a year
- Full-time
- Master's degree
- Bachelor's degree
- Doctor of Philosophy
- Paid parental leave
- Paid holidays
ASIC Design Verification Engineer, Technical Leader
Cisco Systems —San Jose, CA
- $163,600 - $303,100 a year
- Full-time
- Office
- Master's degree
- 8 years
- Paid parental leave
- Paid holidays
Software Engineering Technical Leader
Cisco Systems —San Jose, CA
- $210,600 - $350,800 a year
- Full-time
- Remote
- 6 years
- Computer Science
- Bachelor of Science
- Paid parental leave
- Paid holidays
ASIC Design Verification Engineer
Cisco Systems —San Jose, CA
- $146,700 - $277,600 a year
- Full-time
- Master's degree
- Bachelor's degree
- Doctor of Philosophy
- Paid parental leave
- Paid holidays
ASIC DFT STA Technical Lead
Cisco Systems —San Jose, CA
- $148,800 - $277,400 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
- Paid parental leave
- Paid holidays
Physical Design Engineer
Cisco Systems —San Jose, CA
- $146,700 - $277,600 a year
- Full-time
- Master's degree
- Analysis skills
- Doctor of Philosophy
- Paid parental leave
- Paid holidays
ASIC DFT Technical Leader
Cisco Systems —San Jose, CA
- $210,600 - $350,800 a year
- Full-time
- Hybrid work
- Master's degree
- US work authorization
- Senior level
- Paid parental leave
- Paid holidays

I want to receive the latest job alert for cisco voice implementation engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

cisco voice implementation engineer jobs near

Solutions Engineer jobs in Ann Arbor, MI

Engineer jobs in San Jose, CA

Design Verification Engineer jobs in San Jose, CA

Integrity Engineer jobs in San Jose, CA

Design Engineer jobs in San Jose, CA

Software Engineer jobs in Milpitas, CA

Semiconductor Engineer jobs in San Jose, CA

Shift Leader jobs in San Jose, CA

Software Engineer jobs in Research Triangle Park, NC

Solutions Engineer jobs in Washington, DC

Solutions Engineer jobs in Seattle, WA

Solutions Engineer jobs in Fremont, CA

Solutions Engineer jobs in San Francisco Bay Area, CA

Solutions Engineer jobs in Detroit, MI

Mechanical Engineer jobs in Reading, PA

Vpne Parking Solutions jobs in Boston, MA

Technical Engineer jobs in New York, NY

Civil Engineer Plan Review jobs in Remote

Remote Technical Support jobs in San Francisco, CA

Technical Documentation jobs in Remote

ASIC DFT Engineer

Cisco Systems, Inc. -
San Jose, CA

Quick Apply

Job Details

Full-time
$125,300 - $186,800 a year

Qualifications

Electrical engineering
Perl
Simulation tools
Hardware diagnostics
Python
Debugging
Validation design
Automated test equipment (ATE)

Full Job Description

Who You'll Work With

You will be in the Silicon One development organization as an ASIC Implementation Engineer in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

What You'll Do

Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs.
Responsible for development of innovative DFT IP in collaboration with the multi-functional teams and play a key role in full chip design integration with the testability features coordinated in the RTL. Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug strategies.
The job requires the candidate to have the ability to craft and debug with minimal mentorship.

Who You Are

You are an ASIC Design for Test Hardware Engineer with 4+ years of related work experience with a broad mix of technologies including:

Minimum Requirements:

A Bachelor's or Master’s Degree, in Electrical or Computer Engineering required with at least 10 years of good experience of latest innovative trends in DFT, test and silicon engineering.
Good experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
Good experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design.
Experience working with Gate level simulation, debugging with VCS and other simulators.
Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687
Strong verbal skills and ability to thrive in a multifaceted environment
Scripting skills: Tcl, Python/Perl.

Preferred Skills:

Verilog design experience – developing custom DFT logic & IP integration; familiarity with functional verification
DFT CAD development – Test Architecture, Methodology and Infrastructure
Test Static Timing Analysis
Post silicon validation using DFT patterns.

XJ6

Quick Apply

Refine Your Search

cisco voice implementation engineer jobs

ASIC DFT Engineer

Principal Software Engineer

Emulation Engineer

Software Engineer

Security Research Engineering Technical Leader

USPS IIoT Solutions Engineer - Federal Civilian Operations

Senior Software QA Engineer, Milpitas, CA, Hybrid

System Signal & Power Integrity Hardware ASIC Simulation Engineer Lead (Remote)

Emulation Engineer, Technical Leader

Solutions Engineer

Software Engineer

Reliability Semiconductor Engineering Tech Leader San Jose, CA Hybrid

DFT Technical Leader

ASIC Design Verification Emulation Engineer

ASIC Design Verification Engineer, Technical Leader

Software Engineering Technical Leader

ASIC Design Verification Engineer

ASIC DFT STA Technical Lead

Physical Design Engineer

ASIC DFT Technical Leader

I want to receive the latest job alert for cisco voice implementation engineer

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected