Top 1204 Dft design engineer Jobs

Lead ASIC DFT Engineer
Cyient —Remote
- From $100 an hour
- Full-time
- Remote
- Analysis skills
- Mentoring
- Senior level
Quick Apply
DFT Engineer - New College Grad
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- CAD
- Analysis skills
- Mentoring
ASIC Clocks Design Engineer - New College Grad 2026
NVIDIA —Austin, TX
- $100,000 - $189,750 a year
- Full-time
- Mid-level
- Electrical Engineering
Design Engineer
Broadcom —San Jose, CA
- $143,800 - $230,000 a year
- Full-time
- Analysis skills
- Fair chance
- Senior level
- Employee stock purchase plan
- Paid holidays
Senior ASIC Physical Design Engineer, Netlisting
NVIDIA —Austin, TX
- $136,000 - $264,500 a year
- Full-time
- Hybrid work
- Bachelor of Science
- 3 years
- Senior level
Senior Physical Design Methodology Engineer, Innovus Flows
NVIDIA —Austin, TX
- $168,000 - $310,500 a year
- Full-time
- 7 years
- Analysis skills
- Senior level
Senior DFT Engineer
NVIDIA —Santa Clara, CA
- $168,000 - $310,500 a year
- Full-time
- Hybrid work
- 6 years
- Doctor of Philosophy
- Mentoring
ASIC Design Engineer - Hardware
NVIDIA —Austin, TX
- $116,000 - $218,500 a year
- Full-time
- Hybrid work
- Bachelor of Science
- Mid-level
- Analysis skills
Senior DFT Engineer - LPU
NVIDIA —California
- $136,000 - $264,500 a year
- Full-time
- 5 years
- Senior level
- Electrical Engineering
ASIC Design Engineer
Qualcomm —Santa Clara, CA
- $126,700 - $190,100 a year
- 5 years
- Engineering
- Analysis skills
PCB Design Layout Engineer
NVIDIA —Santa Clara, CA
- $200,000 - $322,000 a year
- Full-time
- Computer Science
- Bachelor of Science
- 11+ years
Senior Circuit Design Engineer
NVIDIA —Santa Clara, CA
- $168,000 - $264,500 a year
- Full-time
- Hybrid work
- Analysis skills
- Mentoring
- Senior level
Senior Design Engineer
Arm —Austin, TX
- $161,500 - $218,500 a year
- Email
- Computer science
- 7 years
- Computer Science
- Paid time off
- 401(k) matching
Senior Physical Design Engineer - LPU
NVIDIA —California
- $136,000 - $264,500 a year
- Full-time
- Bachelor of Science
- Doctor of Philosophy
- Senior level
DFT (Design For Test) Engineer
Etched —San Jose, CA
- $150,000 - $275,000 a year
- Full-time
- Data analysis skills
- Research
- Office
- Health insurance
- Dental insurance
Cell Modeling and Verification Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $100,000 - $189,750 a year
- Full-time
- Mid-level
- Master's degree
- Electrical Engineering
Physical Design Engineer - Multiple Levels
Qualcomm —Austin, TX
- $140,000 - $229,800 a year
- Multiple hires
- Engineering
- Mid-level
- Analysis skills
Senior ASIC Timing Engineer, DFT
NVIDIA —Santa Clara, CA
- $136,000 - $264,500 a year
- Full-time
- Hybrid work
- Bachelor of Science
- Analysis skills
- Continuous improvement
Senior Logic Design Engineer, Cache Coherent Interconnects
NVIDIA —Santa Clara, CA
- $136,000 - $264,500 a year
- Full-time
- Hybrid work
- Computer science
- Computer Science
- 5 years
ASIC Clocks Verification Engineer - New College Grad 2026
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- Hybrid work
- Mid-level
- Master's degree
- Experience equivalent to degree accepted

I want to receive the latest job alert for dft design engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

dft design engineer jobs near

Lead ASIC DFT Engineer

Cyient -
Remote

Quick Apply

Job Details

Full-time | Contract
From $100 an hour

Qualifications

Engineering development testing
Electronics functional testing
Integrated circuits (ICs)
Analysis skills
SoC
Digital circuit design
Product development
System architecture design
Simulation tools
Test analysis
Python
Debugging
Cross-functional communication

Full Job Description

Experience

Role Summary

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.

Key Responsibilities

Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
Act as a technical escalation point for advanced DFT and post-silicon debug issues.
Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.

Required Skills & Qualifications

Strong hands-on experience in ASIC DFT with end-to-end ownership.
Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
Experience with MBIST implementation and verification; SMS experience preferred.
Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
Proven post-silicon debug and silicon bring-up experience.
Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
Strong communication skills and the ability to work independently with minimal ramp-up.

Preferred Experience

MBIST post-silicon validation.
ATPG simulations and fault coverage debug.
DFT RTL, DFD, DFT verification, and IP-level DFT integration.
DFT SDC creation and DFT timing closure support.
Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
TCL/PERL scripting for DFT automation, reporting, and debug.
Experience working across multiple ASIC technology nodes and complex product development cycles.
Familiarity with yield learning, diagnosis, and manufacturing test optimization.

Pay: From $100.00 per hour

Work Location: Remote

Quick Apply

Refine Your Search

dft design engineer jobs

Lead ASIC DFT Engineer

DFT Engineer - New College Grad

ASIC Clocks Design Engineer - New College Grad 2026

Design Engineer

Senior ASIC Physical Design Engineer, Netlisting

Senior Physical Design Methodology Engineer, Innovus Flows

Senior DFT Engineer

ASIC Design Engineer - Hardware

Senior DFT Engineer - LPU

ASIC Design Engineer

PCB Design Layout Engineer

Senior Circuit Design Engineer

Senior Design Engineer

Senior Physical Design Engineer - LPU

DFT (Design For Test) Engineer

Cell Modeling and Verification Engineer - New College Grad 2026

Physical Design Engineer - Multiple Levels

Senior ASIC Timing Engineer, DFT

Senior Logic Design Engineer, Cache Coherent Interconnects

ASIC Clocks Verification Engineer - New College Grad 2026

I want to receive the latest job alert for dft design engineer

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected