Top 271 Verification engineer Jobs in Phoenix, Az

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Controls Engineer
Design Group —Phoenix, AZ
- Full-time
- Background check
- Pass drug screening
- Mid-level
Hardware Verification & Validation Engineer
Quest Defense Systems & Solutions, Inc. —Glendale, AZ
- $150,000 - $165,000 a year
- Mid-level
- Analysis skills
- Continuous improvement
- Disability insurance
- Relocation assistance
Career Accelerator Program - Design Verification Engineer- MS/PhD
Texas Instruments —Phoenix, AZ
- Mid-level
- Master's degree
- Continuous improvement
5d
Electrical Engineer - Modeling and Design
Tier Power Systems, Inc. —Tempe, AZ
- Full-time
- Background check
- 7 years
- Engineering
- Health savings account
- Health insurance
Quick Apply
10d
Operations Systems Engineer
SwitchThink Solutions LLC —Phoenix, AZ
- Hybrid work
- Computer Science
- Mid-level
- 3 years
- Paid holidays
- Paid time off
Quick Apply
Lead Hardware Engineer
Cyient —Phoenix, AZ
- $130,000 - $135,000 a year
- Full-time
- Hybrid work
- Laboratory experience
- Analysis skills
- In-person
Quick Apply
Embedded Software Engineer C++ FMS Domain
Cyient —Phoenix, AZ
- $130,000 - $135,000 a year
- Full-time
- Hybrid work
- Software troubleshooting
- Mid-level
- 3 years
Quick Apply
Sr Principal ASIC FPGA Engineer (Sign-on Bonus Available)
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $182,139 - $202,060 a year
- Full-time
- Hybrid work
- Data analysis skills
- Research
- Master's degree
- Paid parental leave
- Health insurance
Cybersecurity Software Engineer
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $112,924 - $125,275 a year
- Full-time
- 3 years
- Java
- Master's degree
Space Force - Network Engineer
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $105,814 - $117,387 a year
- Full-time
- Hybrid work
- Up to 50% travel
- Engineering
- Windows
RF Systems Engineer
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $112,924 - $125,275 a year
- Full-time
- Hybrid work
- Microsoft Access
- Management
- 3 years
Staff FPGA Digital Engineer - 5
Northrop Grumman —Chandler, AZ
- $108,200 - $162,400 a year
- 8 years
- Doctor of Philosophy
- Mentoring
6d
Space Force MUOS Communications Systems Architect
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $157,487 - $174,713 a year
- Full-time
- 6 years
- Master's degree
- Continuous improvement
- Paid parental leave
- Health insurance
3d
Sr. Principal EO Signal Image Processing Engineer - 4
Northrop Grumman —Chandler, AZ
- $135,000 - $202,600 a year
- Overtime
- Doctor of Philosophy
- Travel
- Mentoring
- Paid holidays
- Disability insurance
6d
Sr. Principal EO Signal Image Processing Engineer - 4
Northrop Grumman —Chandler, AZ
- $122,800 - $184,200 a year
- Overtime
- Doctor of Philosophy
- Travel
- Mentoring
- Paid holidays
- Disability insurance
6d
Principal Optical Engineer - 3
Northrop Grumman —Chandler, AZ
- $108,200 - $162,400 a year
- Overtime
- Laboratory experience
- Analysis skills
- Doctor of Philosophy
- Paid holidays
- Disability insurance
EO Signal Image Processing Engineer - 2
Northrop Grumman —Chandler, AZ
- $82,700 - $130,800 a year
- Overtime
- Mid-level
- Continuous improvement
- Travel
- Paid holidays
- Disability insurance
6d
Sr Systems Engineer - 30334_SV
BEPC Inc —Phoenix, AZ
- $91 - $101 an hour
- Full-time
- Hybrid work
- Background check
- Computer Science
- CAD
- Health insurance
- Dental insurance
Quick Apply
Electrical Systems Engineer - Level 3 or 4 (AHT)
Northrop Grumman —Chandler, AZ
- $98,400 - $184,200 a year
- Overtime
- Bachelor of Science
- 3 years
- Travel
- Paid holidays
- Disability insurance
6d

I want to receive the latest job alert for verification engineer in phoenix, az

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

verification engineer jobs near phoenix, az

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

General Dynamics Mission Systems, Inc -
Scottsdale, AZ

Apply Now

Job Details

Full-time
$135,396 - $150,205 a year

Qualifications

Verification (System development task)
Metrics Reporting
Technical report writing
Debugging
Test Planning (Quality assurance practices)

Full Job Description

Basic Qualifications :

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a minimum of 3 years of relevant experience.

CLEARANCE REQUIREMENTS: Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position:

What You'll Do

Take ownership, lead, develop and maintain UVM-based and non-UVM-based verification environments for complex FPGA designs including cryptographic engines, protocol interfaces, and system-level integration testbenches
Create comprehensive verification plans with functional coverage models, coverage goals, and closure criteria aligned to design specifications
Implement constrained-random stimulus generators, monitors, scoreboards, and functional coverage collectors using SystemVerilog, VHDL and UVM
Drive code coverage (statement, branch, condition, expression, toggle) and functional coverage to closure, analyzing coverage holes and developing targeted stimulus to fill gaps
Develop and maintain automated simulation regression suites that run across multiple test configurations and random seeds
- including nightly regression runs, coverage trend tracking, and automated results reporting using Jenkins, GitLab CI, or similar platforms
Perform assertion-based verification (ABV) using SystemVerilog Assertions (SVA) to capture protocol rules, interface contracts, and design invariants
Debug complex design issues using waveform analysis (QuestaSim, Vivado), assertion failures, and coverage-driven investigation
Collaborate closely with FPGA design engineers during architecture definition to ensure designs are verification-friendly and observable
Review and contribute to design specifications, interface control documents, and verification closure reports
Mentor junior verification engineers on UVM methodology, coverage-driven verification practices, and debugging techniques
Support formal verification activities including property checking, connectivity verification, and equivalence checking where applicable

Required Qualifications

Strong proficiency in SystemVerilog for verification, VHDL for verification including constrained-random stimulus, functional coverage, and assertions
Hands-on experience with UVM (Universal Verification Methodology) including environment architecture, component development, and sequence libraries
Experience with industry-standard simulation tools: QuestaSim/ModelSim Simulators
Demonstrated ability to develop verification plans, define coverage models, and drive coverage to closure
Experience with code coverage metrics (statement, branch, condition, expression, toggle) and coverage analysis workflows
Proficiency in VHDL and/or Verilog for reading and understanding design RTL
Experience with waveform debugging and signal-level analysis
Understanding of AXI-Stream, AXI4, and similar on-chip bus protocols from a verification perspective
Knowledge of clock domain crossing (CDC) verification concepts and metastability analysis
Strong written and verbal communication skills for verification plans, coverage reports, and technical presentations
S. Citizenship and ability to obtain/maintain a Secret security clearance

Preferred Qualifications

Experience verifying cryptographic hardware implementations (AES, GCM, SHA, ECC, RSA, or similar)
- including automated regression management, seed management, and coverage merging
Proficiency in scripting languages (Python, Tcl, Bash, Perl) for verification automation, log parsing, and results analysis
Experience with Xilinx Vivado Design Suite and FPGA-specific verification challenges (timing simulation, post-synthesis/post-route verification)
Knowledge of CDC analysis tools (Questa CDC) and lint/design rule checking tools
Experience with emulation or prototyping platforms for hardware-in-the-loop verification
Knowledge of AXI protocol specification and Questa verification IP (QVIP) usage for protocol compliance checking
Experience with version control (Git), code review processes, and collaborative development workflows

Salary Note: This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range: USD $135,396.00 - USD $150,205.00 /Yr. Company Overview:

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Apply Now

Refine Your Search

verification engineer jobs in phoenix, az

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

Controls Engineer

Hardware Verification & Validation Engineer

Career Accelerator Program - Design Verification Engineer- MS/PhD

Electrical Engineer - Modeling and Design

Operations Systems Engineer

Lead Hardware Engineer

Embedded Software Engineer C++ FMS Domain

Sr Principal ASIC FPGA Engineer (Sign-on Bonus Available)

Cybersecurity Software Engineer

Space Force - Network Engineer

RF Systems Engineer

Staff FPGA Digital Engineer - 5

Space Force MUOS Communications Systems Architect

Sr. Principal EO Signal Image Processing Engineer - 4

Sr. Principal EO Signal Image Processing Engineer - 4

Principal Optical Engineer - 3

EO Signal Image Processing Engineer - 2

Sr Systems Engineer - 30334_SV

Electrical Systems Engineer - Level 3 or 4 (AHT)

I want to receive the latest job alert for verification engineer in phoenix, az

Related Searches

Explore jobs in more locations

What You'll Do

Required Qualifications

Preferred Qualifications

Job Seeker Tools

Employer Tools

Browse

Stay Connected