Top 559 Lead engineer Jobs in Campbell, Ca

Lead ASIC DFT Engineer
Cyient —San Jose, CA
- $80 - $85 an hour
- Full-time
- Analysis skills
- Mentoring
- In-person
Quick Apply
Lead Epi Engineer
The Hiring Method, LLC —Fremont, CA
- 5 years
- Travel
- Mentoring
- Employee stock purchase plan
- Health insurance
Quick Apply
7d
Lead AI Engineer
Tavant Technologies, Inc. —Santa Clara, CA
- $130,000 - $160,000 a year
- Full-time
- Computer Science
- Research
- Java
- Relocation assistance
- Health insurance
Quick Apply
Lead Test Engineer
Coherent Corp. —Fremont, CA
- $100,625 - $172,250 a year
- Overtime
- Hybrid work
- Senior level
- Electrical Engineering
- Communication skills
Lead Electrical Engineer
Coherent Corp. —Fremont, CA
- $100,625 - $172,250 a year
- Overtime
- Mid-level
- Office
- Doctor of Philosophy
Lead Optical Product Engineer
Coherent Corp. —Fremont, CA
- $100,625 - $172,250 a year
- Full-time
- Bachelor of Science
- Office
- 3 years
Lead Application Engineer (7431)
Advantest —San Jose, CA
- $129,650 - $200,400 a year
- Full-time
- Background check
- 7 years
- Java
- Health insurance
- Dental insurance
Quick Apply
Photonics Integration Engineer and Technical Lead (7401)
Advantest —San Jose, CA
- $150,000 - $231,850 a year
- Full-time
- Bachelor of Science
- Master's degree
- Analysis skills
- Health insurance
- Dental insurance
Quick Apply
Lead Application Engineer (8146)
Advantest —San Jose, CA
- $129,000 - $200,000 a year
- Full-time
- Computer Science
- Software troubleshooting
- 5 years
- Health insurance
- Dental insurance
Quick Apply
Electrical Engineer Signal Integrity and Power Integrity Technical Lead (7400)
Advantest —San Jose, CA
- $129,650 - $200,400 a year
- Full-time
- Background check
- Bachelor of Science
- System design
- Health insurance
- Dental insurance
Quick Apply
Hardware Lead Design Engineer
TMP Worldwide India Private Limited for ERS US —Milpitas, CA
- $83,000 - $128,000 a year
- Email
- Analysis skills
- In-person
- Senior level
- AD&D insurance
- Paid holidays
Quick Apply
Lead Superintendent (Hospitality) - Northern, CA
VCC LLC —California
- $130,000 - $150,000 a year
- Full-time
- Hospitality
- 7 years
- 6 years
- Profit sharing
- Health savings account
Lead HVAC & Thermal Engineer - Electric Vehicles (up to $210k + Equity)
Atlantic Partners —Fremont, CA
- $170,000 - $210,000 a year
- Full-time
- 5 years
- Bachelor of Science
- Continuous improvement
- Health insurance
- Dental insurance
Quick Apply
8d
Lead Applications Engineer, Innovation Center (Customer Facing)
recruitAbility —San Jose, CA
- $150,000 - $175,000 a year
- Full-time
- Java
- Presentation skills
- Senior level
Lead Substation Engineer
Leidos —California
- Full-time
- Remote
- CAD
- Master's degree
- Analysis skills
- Flexible schedule
6d
Production Lead
West Valley Staffing Group —Milpitas, CA
- $23 - $25 an hour
- Temporary
- Microsoft Excel
- Schematics
- Mid-level
- Health insurance
- Dental insurance
Quick Apply
Lead Network Engineer
Cadence Design Systems —San Jose, CA
- $136,500 - $253,500 a year
- Full-time
- Computer Science
- 11+ years
- Master's degree
- Employee stock purchase plan
- Paid holidays
Lead Building Engineer
Meta —Menlo Park, CA
- $129,002 - $186,000 a year
- 7 years
- Team management
- Ability to sit for extended periods
Hardware Systems Lead
Medtronic —Santa Clara, CA
- $150,400 - $225,600 a year
- Full-time
- 5 years
- Office
- Bachelor's degree
- Health savings account
- Employee stock purchase plan
14d
Lead Photonics System Engineer
Advanced Micro Devices, Inc —San Jose, CA
- Hybrid work
- Master's degree
- Bachelor's degree
- Mentoring
13d

I want to receive the latest job alert for lead engineer in campbell, ca

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

lead engineer jobs near campbell, ca

Superintendent jobs in California

Technical Integration Lead jobs in San Jose, CA

Test Engineer jobs in Fremont, CA

Application Developer jobs in San Jose, CA

Building Engineer jobs in Temple, TX

Electrical Engineer jobs in Fremont, CA

Electrical Engineer jobs in San Jose, CA

Senior Hardware Engineer jobs in Santa Clara, CA

Optical Engineer jobs in Fremont, CA

System Engineer jobs in San Jose, CA

Network Engineer jobs in San Jose, CA

Construction Superintendent jobs in Jacksonville, FL

Construction Superintendent jobs in Washington State

Live Building Superintendent jobs in New York, NY

Construction Superintendent jobs in Pennsylvania

Superintendent jobs in Nashville, TN

Construction Superintendent jobs in Salt Lake City, UT

Construction Superintendent jobs in Alabama

Technical Integration Lead jobs in Orlando, FL

Technical Integration Lead jobs in Seattle, WA

Lead ASIC DFT Engineer

Cyient -
San Jose, CA

Quick Apply

Job Details

Full-time | Contract
$80 - $85 an hour

Qualifications

Analog circuit design
Engineering development testing
Electronics functional testing
Integrated circuits (ICs)
Ramps
Analysis skills
SoC
System architecture design
Simulation tools
Root cause analysis
Test analysis
Python
Debugging
Cross-functional communication

Full Job Description

Title - Lead ASIC DFT Engineer

Location – San Jose, CA.

Duration - Contract

Job Description

Experience

10+ years of hands-on experience in ASIC Design-for-Test (DFT)

Role Summary

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.

Key Responsibilities

Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
Act as a technical escalation point for advanced DFT and post-silicon debug issues.
Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.

Required Skills & Qualifications

Strong hands-on experience in ASIC DFT with end-to-end ownership.
Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
Experience with MBIST implementation and verification; SMS experience preferred.
Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
Proven post-silicon debug and silicon bring-up experience.
Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
Strong communication skills and the ability to work independently with minimal ramp-up.

Preferred Experience

MBIST post-silicon validation.
ATPG simulations and fault coverage debug.
DFT RTL, DFD, DFT verification, and IP-level DFT integration.
DFT SDC creation and DFT timing closure support.
Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
TCL/PERL scripting for DFT automation, reporting, and debug.
Experience working across multiple ASIC technology nodes and complex product development cycles.
Familiarity with yield learning, diagnosis, and manufacturing test optimization.

Pay: $80.00 - $85.00 per hour

Work Location: In person

Quick Apply

Refine Your Search

lead engineer jobs in campbell, ca

Lead ASIC DFT Engineer

Lead Epi Engineer

Lead AI Engineer

Lead Test Engineer

Lead Electrical Engineer

Lead Optical Product Engineer

Lead Application Engineer (7431)

Photonics Integration Engineer and Technical Lead (7401)

Lead Application Engineer (8146)

Electrical Engineer Signal Integrity and Power Integrity Technical Lead (7400)

Hardware Lead Design Engineer

Lead Superintendent (Hospitality) - Northern, CA

Lead HVAC & Thermal Engineer - Electric Vehicles (up to $210k + Equity)

Lead Applications Engineer, Innovation Center (Customer Facing)

Lead Substation Engineer

Production Lead

Lead Network Engineer

Lead Building Engineer

Hardware Systems Lead

Lead Photonics System Engineer

I want to receive the latest job alert for lead engineer in campbell, ca

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected