Top 1556 Design verification engineer Jobs in San Jose Ca

ASIC Design Verification Engineer, Technical Leader
Cisco Systems —San Jose, CA
- $166,300 - $307,800 a year
- Full-time
- Office
- Master's degree
- 8 years
- Paid parental leave
- Paid holidays
Senior ASIC Design Verification Engineer
Cisco Systems —San Jose, CA
- $149,100 - $282,000 a year
- Full-time
- Master's degree
- Doctor of Philosophy
- US work authorization
- Paid parental leave
- Paid holidays
SoC / RTL Design Engineer
Everforth, Cybercoders —San Jose, CA
- $115,000 - $200,000 a year
- Full-time
- English
- Mid-level
- 3 years
- Dental insurance
- 401(k)
Quick Apply
ASIC Design Verification Engineer
Cisco Systems —San Jose, CA
- $138,100 - $256,000 a year
- Full-time
- Master's degree
- Bachelor's degree
- Doctor of Philosophy
- Paid parental leave
- Paid holidays
ASIC Design Verification Engineer
Cisco Systems —San Jose, CA
- $146,700 - $277,600 a year
- Full-time
- Computer science
- Computer Science
- Master's degree
- Paid parental leave
- Paid holidays
Design Verification Engineer
Cerebras Systems —Sunnyvale, CA
- $190,000 - $230,000 a year
- Full-time
- Computer Science
- Bachelor of Science
- Mid-level
Design Verification Engineer - SoC
Etched —San Jose, CA
- $150,000 - $275,000 a year
- Full-time
- Mid-level
- Office
- Analysis skills
- Health insurance
- Dental insurance
Design Engineer
Innogrit —San Jose, CA
- Full-time
- Computer science
- Computer Science
- Master's degree
Quick Apply
System Verification Co-Design Engineer - Speed and Rel
NVIDIA —Santa Clara, CA
- $136,000 - $264,500 a year
- Full-time
- Hybrid work
- System design
- Mid-level
- Windows
Design Verification Engineer
Tekshapers INC —San Jose, CA
- $60 - $70 an hour
- Contract
- Writing skills
- Master's degree
- In-person
Quick Apply
GPU Design Verification Engineer
Qualcomm —Santa Clara, CA
- $133,400 - $200,200 a year
- Computer Science
- System design
- Research
3d
RTL and Design Verification Engineer
Ricursive Intelligence —Palo Alto, CA
- Full-time
- Research
- In-person
- Senior level
Design Verification Engineer
Nextgen Technologies —San Jose, CA
- $156,853 - $160,000 a year
- Full-time
- Computer Science
- Mid-level
- Office
Design Verification Engineer
Advanced Micro Devices, Inc —Santa Clara, CA
- Hybrid work
- Master's degree
- Bachelor's degree
- Mentoring
IC Design Verification Engineer
Lumilens —San Jose, CA
- Full-time
- Bachelor of Science
- 3 years
- Senior level
- Health insurance
- Dental insurance
ASIC Engineer, Design Verification
Meta —Sunnyvale, CA
- $114,000 - $172,000 a year
- Computer science
- Computer Science
- Mid-level
AIML enhanced Design/Verification Methodology Engineer
Hewlett Packard Enterprise —Sunnyvale, CA
- $81,400 - $164,400 a year
- Full-time
- Computer Science
- Mid-level
- Office
Design Verification Infrastructure Engineer - Platform
SiFive —Santa Clara, CA
- $158,760 - $194,040 a year
- Full-time
- US work authorization
- Senior level
- Python
- Health insurance
- Paid time off
4d
Design Verification Engineer- CPU
Velaura —Santa Clara, CA
- $200,000 - $350,000 a year
- Full-time
- Senior level
- Health insurance
- Dental insurance
Quick Apply
14d
ASIC Design Engineer
Sivaltech —Milpitas, CA
- Mid-level
- Bachelor's degree

I want to receive the latest job alert for design verification engineer in san jose ca

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

design verification engineer jobs near san jose ca

Design Verification Engineer jobs in San Jose, CA

Design Verification Engineer jobs in Sunnyvale, CA

Design Verification Engineer jobs in Santa Clara, CA

Design Engineer jobs in San Jose, CA

Design Verification Engineer jobs in Palo Alto, CA

Design Engineer jobs in Milpitas, CA

Verification Engineer jobs in San Jose, CA

Design Verification Engineer jobs in Raleigh, NC

Design Verification Engineer jobs in Remote

Graphic Design jobs in Rogers, AR

Design Verification Engineer jobs in New York, NY

Graphic Design jobs in Urbana Champaign, IL

Graphic Design jobs in Erie, PA

Design Verification Engineer jobs in Westborough, MA

Audio Engineer jobs in Alabama

Design Verification Engineer jobs in Chandler, AZ

Interior Design jobs in Jacksonville, FL

Design Verification Engineer jobs in Minneapolis, MN

Design Verification Engineer jobs in Irvine, CA

Design Verification Engineer jobs in Phoenix, AZ

ASIC Design Verification Engineer, Technical Leader

Cisco Systems -
San Jose, CA

Apply Now

Job Details

Full-time
$166,300 - $307,800 a year

Benefits

Paid parental leave
Paid holidays
Disability insurance
Health insurance
Dental insurance
401(k)
RSU
Parental leave
Vision insurance
401(k) matching
Life insurance

Qualifications

Verification (System development task)
SystemVerilog

Full Job Description

The application window is expected to close on: 08/04/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.

This role will work onsite out of our San Jose, CA office.

Meet The Team:
The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification engineers, designers, hardware and cross-functional teams to verify the ASIC in simulation, in emulation, and during ASIC bring-up.

Your Impact:

Maintaining existing DV environments and enhancing them
Construct test bench including scoreboard, agents, sequencers, and monitors for new blocks
Write test plan, develop test cases, debug regression failures and drive to module verification closure
Ensuring complete verification coverage through implementation and review of code and functional coverage
Use AI tools to develop innovative methods and processes to improve quality of design verification.

Minimum Qualifications:

Bachelor's with 8+ years or Master's degree with 6+ of relevant experience required; prior experience with System Verilog and UVM methodology
Prior experience in verifying complex blocks, cluster, and/or top level for ASIC/SoC
Prior experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes.
Prior experience with functional coverage and constrained random DV environments.
Scripting skills: Perl and/or Python scripting

Preferred Qualifications:

Strong domain experience in one or more protocols is a plus – PCIe, CXL, Ethernet, AHB/AXI, DDR, MMU.
Experience with Veloce/HAPS is a plus
Formal verification (iev/vc formal) knowledge is a plus

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.
Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

.75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:
$186,900.00 - $307,800.00

Non-Metro New York state& Washington state:
$166,300.00 - $274,100.00

For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Apply Now

Refine Your Search

design verification engineer jobs in san jose ca

ASIC Design Verification Engineer, Technical Leader

Senior ASIC Design Verification Engineer

SoC / RTL Design Engineer

ASIC Design Verification Engineer

ASIC Design Verification Engineer

Design Verification Engineer

Design Verification Engineer - SoC

Design Engineer

System Verification Co-Design Engineer - Speed and Rel

Design Verification Engineer

GPU Design Verification Engineer

RTL and Design Verification Engineer

Design Verification Engineer

Design Verification Engineer

IC Design Verification Engineer

ASIC Engineer, Design Verification

AIML enhanced Design/Verification Methodology Engineer

Design Verification Infrastructure Engineer - Platform

Design Verification Engineer- CPU

ASIC Design Engineer

I want to receive the latest job alert for design verification engineer in san jose ca

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected