Top 1729 Field application engineer Jobs in Sunnyvale, Ca

ASIC Synthesis, STA Engineer
Axonne Inc. —San Jose, CA
- $110,000 - $175,000 a year
- Full-time
- 5 years
- Master's degree
- Analysis skills
- Health savings account
- Health insurance
Quick Apply
1d
Mechanical Field Application Engineer bilingual in Mandarin
FRD TECH (USA) INC. —Milpitas, CA
- $65,000 - $150,000 a year
- Full-time
- Maintenance
- Mid-level
- Business development
- Health insurance
- Dental insurance
Quick Apply
Simulation Engineer
CMX —Newark, CA
- $140,000 - $180,000 a year
- Full-time
- Bachelor of Science
- Research
- Analysis skills
- Health savings account
- Health insurance
Quick Apply
12h
Distribution Engineer
Leidos —San Jose, CA
- $59,150 - $106,925 a year
- Full-time
- Microsoft Outlook
- Bachelor of Science
- Engineering
- Relocation assistance
- Flexible schedule
Application Engineer - Welding
Trumpf —Santa Clara, CA
- $70,310 - $95,125 a year
- Full-time
- Engineering
- Research
- Mid-level
Principal Opto-Mechanical Engineer
ASML —San Jose, CA
- $177,000 - $295,000 a year
- Full-time
- Doctor of Philosophy
- Travel
- Manufacturing
- Paid holidays
- Health insurance
Electrical Engineer
IOTAI INC —Fremont, CA
- $130,000 - $210,000 a year
- Full-time
- Background check
- 7 years
- Bachelor of Science
Quick Apply
Senior mixed-signal electrical engineer
ASML —San Jose, CA
- $165,375 - $275,625 a year
- Full-time
- Microsoft Excel
- 5 years
- Master's degree
- Paid holidays
- Health insurance
SoC / RTL Design Engineer
Everforth, Cybercoders —San Jose, CA
- $115,000 - $200,000 a year
- Full-time
- English
- Mid-level
- Fair chance
- Dental insurance
- 401(k)
Quick Apply
6d
Thermal Test Engineer
Chroma ATE, Inc. —Milpitas, CA
- $90,000 - $120,000 a year
- Full-time
- Mid-level
- 3 years
- Master's degree
- Paid parental leave
- Health savings account
Quick Apply
Project Engineer - Project Engineer, BAS, HVAC controls
Everforth, Cybercoders —San Jose, CA
- $100,000 - $120,000 a year
- Full-time
- Mid-level
- 3 years
- Driver's License
- Dental insurance
- 401(k)
Mechanical Engineer
Yoh, A Day & Zimmermann Company —Pleasanton, CA
- $50.40 - $72.00 an hour
- Contract
- Oracle
- Mid-level
- US work authorization
- Health savings account
- Disability insurance
Quick Apply
13d
Technical Sales and Field Service Engineer
CaptiveAire —San Jose, CA
- $70,000 - $100,000 a year
- Construction site
- Research
- Mid-level
- Paid holidays
- Disability insurance
Quick Apply
Electrical Design Engineer Level 2 / 3
Northrop Grumman —Sunnyvale, CA
- $91,800 - $171,000 a year
- Overtime
- Mid-level
- Master's degree
- Travel
- Paid holidays
- Disability insurance
Resident Application Engineer
Henkel Corporate —Santa Clara, CA
- $135,000 - $165,000 a year
- Full-time
- Hybrid work
- Background check
- 5 years
- Travel
- Health savings account
- Paid holidays
Quick Apply
9d
Application Engineer
recruitAbility —San Jose, CA
- $100,000 - $160,000 a year
- Full-time
- 5 years
- Java
- Master's degree
Semi System Application Engineer #11615
Leverages U.S. Inc. (Shigotosagashi.com) —San Jose, CA
- $120,000 - $150,000 a year
- Full-time
- Mid-level
- Microsoft Office
- US work authorization
- Health insurance
- Dental insurance
Quick Apply
3d
Robotics Application Engineer (Vacuum)
PASONA N A, INC. —San Jose, CA
- $120,000 - $140,000 a year
- Full-time
- Microsoft Excel
- US work authorization
- Senior level
9d
VNH Attribute Engineer
Horizontal Talent —Foster City, CA
- 6 years
- Mid-level
- Master's degree
Systems Engineer II
Motion Recruitment —Santa Clara, CA
- Contract
- Mid-level
- Master's degree
- Continuous improvement
13d

I want to receive the latest job alert for field application engineer in sunnyvale, ca

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

field application engineer jobs near sunnyvale, ca

ASIC Synthesis, STA Engineer

Axonne Inc.
San Jose, CA

Quick Apply

Job Details

Full-time
$110,000 - $175,000 a year
1 day ago

Benefits

Health savings account
Health insurance
401(k)
Flexible spending account
Paid time off
Life insurance

Qualifications

Automation
Tooling
Process design
Semiconductor electronics
Master's degree
Bachelor's degree in engineering
Digital circuit design
Bachelor's degree
Computer Engineering
Electrical Engineering
Cross-functional collaboration
Cross-functional communication

Full Job Description

Company Overview:

Axonne Inc. is an innovative fabless Silicon Valley semiconductor design company specializing in the development of cutting-edge high-speed networking solutions for the automotive and robotics industries. With a focus on driving digital transformation, Axonne combines advanced research with practical applications to create products that enhance connectivity, data transfer, security, and system integration, facilitating the realization of artificial intelligence and machine learning. Axonne continues to be a trusted partner for organizations seeking to future-proof their value proposition and unlock new possibilities and opportunities for growth and success.

About the Role

We are looking for an experienced Front-End Design Engineer to own the RTL-to-gates flow for our ASIC/SoC designs. The ideal candidate will be a strong hands-on synthesis and static timing analysis (STA) expert. who can also implement scan insertion (DFT) and memory BIST insertion, and stitch these steps into a clean, repeatable, sign-off-quality flow. This role sits between RTL design and physical implementation — you will hand off a clean, timing-constrained, DFT-ready gate-level netlist to the backend physical design team and work closely with them through timing closure. Backend place-and-route is not part of this role.

Responsibilities

Own logic synthesis of RTL designs to gate-level netlists, driving timing, area, and power closure
Develop, own, and maintain SDC constraints across modes/corners; debug and resolve synthesis-stage timing violations (setup/hold, clock domain crossings, false/multicycle paths)
Build and maintain the synthesis and DFT flow — scripting, tool integration, and methodology — rather than just running an existing one
Work directly with backend physical design engineers to align constraints, handoff netlists, and resolve timing or DFT-related issues that surface during P&R
Implement scan chain insertion (scan stitching, chain balancing, lockup latches) and run ATPG to generate and grade test patterns
Insert and configure memory BIST (MBIST) IP for embedded memories (SRAM/ROM/register files), including controller integration and memory grouping
Debug DFT-related issues surfaced during ATPG, simulation, or silicon bring-up (e.g., scan test failures, BIST diagnostics)
Generate and review test coverage reports (stuck-at, transition) and drive coverage closure
Maintain flow documentation and drive automation improvements

Required Qualifications

Bachelor's or Master's degree in Electrical/Computer Engineering or related field
5+ years of hands-on experience in ASIC front-end flows, with strong depth in synthesis and STA
Proficiency with industry-standard synthesis tools (e.g., Synopsys Design Compiler / Fusion Compiler, Cadence Genus) and STA tools (e.g., Synopsys PrimeTime)
Demonstrated ability to construct and own a synthesis/DFT flow from scratch, not just execute an established one
Strong command of SDC constraints, timing exceptions, and multi-corner/multi-mode analysis
Direct experience implementing memory BIST insertion (e.g., Siemens Tessent MemoryBIST, Synopsys STAR Memory System)
Strong scripting ability (Tcl, Python, or Perl) for flow automation
Comfortable working cross-functionally with physical design engineers on constraint and timing handoff issues

Nice to Have

Hands-on experience with scan insertion and ATPG tools (e.g., Synopsys DFTMAX/TetraMAX, Siemens Tessent Scan/FastScan, Cadence Modus), including pattern generation and grading
Experience with logic equivalence checking (LEC) tools (e.g., Synopsys Formality, Cadence Conformal)
Familiarity with ATE test program development or working with test engineering teams

Pay: $110,000.00 - $175,000.00 per year

Benefits:

401(k)
Flexible spending account
Health insurance
Health savings account
Life insurance
Paid time off

Education:

Bachelor's (Required)

Experience:

Logic Synthesis, STA : 5 years (Required)

Ability to Relocate:

San Jose, CA 95110: Relocate before starting work (Required)

Work Location: In person

Quick Apply

Refine Your Search

field application engineer jobs in sunnyvale, ca

ASIC Synthesis, STA Engineer

Mechanical Field Application Engineer bilingual in Mandarin

Simulation Engineer

Distribution Engineer

Application Engineer - Welding

Principal Opto-Mechanical Engineer

Electrical Engineer

Senior mixed-signal electrical engineer

SoC / RTL Design Engineer

Thermal Test Engineer

Project Engineer - Project Engineer, BAS, HVAC controls

Mechanical Engineer

Technical Sales and Field Service Engineer

Electrical Design Engineer Level 2 / 3

Resident Application Engineer

Application Engineer

Semi System Application Engineer #11615

Robotics Application Engineer (Vacuum)

VNH Attribute Engineer

Systems Engineer II

I want to receive the latest job alert for field application engineer in sunnyvale, ca

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected