Top 263 Design verification engineer Jobs in Tempe Az

Senior Design Verification Engineer
Viasat, Inc. —Tempe, AZ
- $141,500 - $264,000 a year
- Online Application
- Remote
- 8 years
- Travel
- Agile
Deployment Engineer – Smart HVAC Systems
Nviriq —Scottsdale, AZ
- $30 - $45 an hour
- Full-time
- Hybrid work
- Mid-level
- 3 years
- Driver's License
- Health insurance
- Dental insurance
Quick Apply
2d
Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $135,396 - $150,205 a year
- Full-time
- 3 years
- Master's degree
- Analysis skills
Senior FPGA Engineer
Belcan —Phoenix, AZ
- $130,000 - $180,000 a year
- Full-time
- Hybrid work
- 5 years
- Senior level
- Electrical Engineering
- Paid holidays
- Health insurance
Quick Apply
20h
Sr Systems Engineer
Manpower Engineering —Phoenix, AZ
- $101 an hour
- Computer science
- Computer Science
- CAD
Quick Apply
Module Development Engineer - RF Test
Intel —Phoenix, AZ
- $115,110 - $219,550 a year
- Full-time
- Mid-level
- Master's degree
- Doctor of Philosophy
- Health insurance
13d
Senior Systems Engineer
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $142,696 - $158,303 a year
- Urgently hiring
- 6 years
- Data analysis skills
- Research
- Paid parental leave
- Health insurance
Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $122,785 - $136,215 a year
- Full-time
- Hybrid work
- Data analysis skills
- Research
- 3 years
Systems Engineering - Integration & Test Engineering- Hardware DevOps Environment
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $95,384 - $105,817 a year
- Full-time
- Hybrid work
- Mid-level
- Windows
- Master's degree
- Paid parental leave
- Health insurance
Sr Principal ASIC FPGA Engineer (Sign-on Bonus Available)
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $182,139 - $202,060 a year
- Full-time
- Research
- Master's degree
- 8 years
- Paid parental leave
- Health insurance
6d
Systems Engineering Co-op - Security Clearance Required
General Dynamics Mission Systems, Inc —Scottsdale, AZ
- $23.50 - $29.00 an hour
- Urgently hiring
- Hybrid work
- Electrical Engineering
- Internship
- Entry level
Sr Principal Engineer Electronics
Northrop Grumman —Chandler, AZ
- $122,800 - $184,200 a year
- Overtime
- 3 years
- Master's degree
- Analysis skills
- Paid holidays
- Disability insurance
1d
Senior Electrical Engineer
Abbott Laboratories —Scottsdale, AZ
- $78,000 - $156,000 a year
- Full-time
- Management
- Project management
- Budgeting
- Health insurance
- Tuition reimbursement
1d
Design Verification Engineer
Cirrus Logic —Chandler, AZ
- Full-time
- Hybrid work
- Master's degree
- Doctor of Philosophy
- Senior level
Senior Design Verification Engineer
Viasat —Tempe, AZ
- $141,500 - $264,000 a year
- Online Application
- 8 years
- Travel
- Agile
IP Design Verification Engineer
Intel —Phoenix, AZ
- $141,910 - $200,340 a year
- Full-time
- No experience needed
- Mid-level
- 3 years
- Health insurance
8d
Staff Engineer, Design Verification Engineering
Analog Devices —Chandler, AZ
- $172,390 - $199,229 a year
- Online Application
- Master's degree
- Travel
- Senior level
- Work from home
Staff Design Verification Engineer
Cirrus Logic —Chandler, AZ
- Full-time
- Hybrid work
- 3 years
- Master's degree
- Doctor of Philosophy
Staff Design Verification Engineer (AI/ML)
Analog Devices —Chandler, AZ
- Day shift
- 7 years
- Analysis skills
- Doctor of Philosophy

I want to receive the latest job alert for design verification engineer in tempe az

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

design verification engineer jobs near tempe az

Principal Software Engineer jobs in Chandler, AZ

Design Verification Engineer jobs in Chandler, AZ

Fpga Engineer jobs in Scottsdale, AZ

Fpga Engineer jobs in Phoenix, AZ

Design Verification Engineer jobs in Tempe, AZ

HVAC Technician jobs in Scottsdale, AZ

Software Engineer jobs in Phoenix, AZ

Senior System Engineer jobs in Phoenix, AZ

System Engineer jobs in Scottsdale, AZ

Design Verification Engineer jobs in Phoenix, AZ

Principal Software Engineer jobs in Atlanta, GA

Chemical Engineer jobs in Salt Lake City, UT

Principal Software Engineer jobs in Ohio

School Principal jobs in Harrisburg, PA

Principal Software Engineer jobs in Dallas, TX

Principal Software Engineer jobs in Vancouver, WA

Design Verification Engineer jobs in San Francisco Bay Area, CA

Design Verification Engineer jobs in North Chicago, IL

Engineer jobs in Jacksonville, FL

Interior Design jobs in Oklahoma City, OK

Senior Design Verification Engineer

Viasat, Inc. -
Tempe, AZ

Apply Now

Job Details

Full-time
$141,500 - $264,000 a year

Qualifications

Verification (System development task)
Tooling
AI tools proficiency
Providing code feedback

Full Job Description

About us:

One team. Global challenges. Infinite opportunities. At Viasat, we’re on a mission to deliver connections with the capacity to change the world. For more than 35 years, Viasat has helped shape how consumers, businesses, governments and militaries around the globe communicate. We’re looking for people who think big, act fearlessly, and create an inclusive environment that drives positive impact to join our team.

What you'll do:

At Viasat, you will be joining a talented and motivated team of systems engineers, design engineers, and design verification engineers developing cutting edge communications technology with a focus on high quality and time to market.

You will be working in a verification environment utilizing current tools and methodologies such as Universal Verification Methodology (UVM) and new DV AI agentic tools. You will be asked to help evaluate and deploy new technologies for design verification as they become available.

As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs. You will be responsible for:

Design verification planning including test plans
Testbench development using SystemVerilog/UVM
Hands-on debug with the design team
Ensuring quality via collection and analysis of coverage metrics including code and functional coverage
Managing regressions and compute resources
Tool evaluation and license management
Responsible for owning and driving technical issues to resolution

The day-to-day:

Architecting Design Verification environments for ASICs and FPGAs.
Working with RTL, System and software engineers to determine appropriate coverage closure for chip designs.
Create drivers, monitors, scoreboards, sequences, and model predictors for a variety of interfaces and designs.
Maintaining and communicating program schedule and task tracking (Agile Jira based).
Debugging failing tests, understanding both the UVM testbench and VHDL/Verilog source code, working closely with the RTL developers.

What you'll need:

8+ years Design Verification experience including UVM experience
Experience in UVM testbench creation and usage
Bachelor's Degree in Electrical Engineering, Computer Engineering or a related field
Experience with AI and agentic flow methodologies for design verification and chip development
Foundational knowledge of digital logic and timing considerations
Attention to detail, ability to follow process and coding guidelines, participate in code reviews and accept feedback
Experience with industry standard simulators such as Questa, Xcelium and VCS
Proven track record of work in UVM testbench development
US citizenship
Ability to travel up to 10%
Must be able to obtain a secret clearance

What will help you on the job:

Strong written and verbal communication skills, ability to work with a geographically distributed team
Object oriented programming experience
Familiarity with designing and coding for testbench horizontal and vertical re-use
Familiarity with AI coding agents for design verificaiton
Ability to work independently, take initiative, and take ownership of tasks and results

#LI-AF1

Salary range: $141,500.00 - $224,000.00 / annually. For specific work locations within San Jose, the San Francisco Bay area and New York City metropolitan area, the base pay range for this role is $176,000.00- $264,000.00/ annually : At Viasat, we consider many factors when it comes to compensation, including the scope of the position as well as your background and experience. Base pay may vary depending on job-related knowledge, skills, and experience. Additional cash or stock incentives may be provided as part of the compensation package, in addition to a range of medical, financial, and/or other benefits, dependent on the position offered. Learn more about Viasat’s comprehensive benefit offerings that are focused on your holistic health and wellness at https://careers.viasat.com/benefits. EEO statement:

Viasat is proud to be an equal opportunity employer, seeking to create a welcoming and diverse environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, gender, gender identity or expression, sexual orientation, national origin, ancestry, physical or mental disability, medical condition, marital status, genetics, age, or veteran status or any other applicable legally protected status or characteristic. If you would like to request an accommodation on the basis of disability for completing this on-line application, please click here.

Apply Now

Refine Your Search

design verification engineer jobs in tempe az

Senior Design Verification Engineer

Deployment Engineer – Smart HVAC Systems

Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions

Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions

Senior FPGA Engineer

Sr Systems Engineer

Module Development Engineer - RF Test

Senior Systems Engineer

Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)

Systems Engineering - Integration & Test Engineering- Hardware DevOps Environment

Sr Principal ASIC FPGA Engineer (Sign-on Bonus Available)

Systems Engineering Co-op - Security Clearance Required

Sr Principal Engineer Electronics

Senior Electrical Engineer

Design Verification Engineer

Senior Design Verification Engineer

IP Design Verification Engineer

Staff Engineer, Design Verification Engineering

Staff Design Verification Engineer

Staff Design Verification Engineer (AI/ML)

I want to receive the latest job alert for design verification engineer in tempe az

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected