Top 1171 Dft design engineer Jobs

Lead ASIC DFT Engineer
Cyient —Remote
- From $100 an hour
- Full-time
- Remote
- Analysis skills
- Mentoring
- Senior level
Quick Apply
Hardware Design Engineer
10bits —Mountain View, CA
- $65 an hour
- Contract
- Mid-level
- Master's degree
- Analysis skills
Quick Apply
5d
DFT (Design For Test) Engineer
Etched —San Jose, CA
- $150,000 - $275,000 a year
- Full-time
- Data analysis skills
- Research
- Office
- Health insurance
- Dental insurance
Product Engineer - Tessent Design for Test (DFT)
Siemens —Wilsonville, OR
- Full-time
- Hybrid work
- Computer Science
- Bachelor of Science
- English
New College Grad - Design Engineer, HBM DFT
Micron —Richardson, TX
- Master's degree
- In-person
- Electrical Engineering
- Employee stock purchase plan
- Paid holidays
DFT Design Engineer
Cadence Design Systems —Austin, TX
- Full-time
- Mid-level
- Analysis skills
- 2 years
Sr. Application Engineer - Tessent Design for Test (DFT)
Siemens —Los Angeles, CA
- $293,400 a year
- Full-time
- Hybrid work
- Master's degree
- 8 years
- Analysis skills
Electrical Design Engineer
Siemens —Atlanta, GA
- Full-time
- Mid-level
- US work authorization
- 2 years
Field Application Engineer - Tessent Design for Test (DFT)
Siemens —San Diego, CA
- $293,400 a year
- Full-time
- Hybrid work
- Master's degree
- 8 years
- Analysis skills
DFT Engineer - New College Grad
NVIDIA —Santa Clara, CA
- $116,000 - $218,500 a year
- Full-time
- CAD
- Analysis skills
- Mentoring
Test Engineer
Schweitzer Engineering Laboratories, Inc. —Pullman, WA
- $84,200 - $170,400 a year
- Full-time
- Bachelor of Science
- Mid-level
- Residential
- Tuition reimbursement
- Employee stock ownership plan
Quick Apply
Engines Manufacturing Engineer- (All Levels/All Shifts)
Blue Origin —Huntsville, AL
- Extended hours
- Background check
- Bachelor of Science
- DOT physical examination
- Paid parental leave
- Paid holidays
Hardware Test and Validation Engineer
Capgemini —San Francisco, CA
- $53,580 - $150,000 a year
- Full-time
- Bachelor of Science
- Experience equivalent to degree accepted
- In-person
- Paid holidays
- Disability insurance
Lead ASIC DFT Engineer
Cyient —San Jose, CA
- $80 - $85 an hour
- Full-time
- Analysis skills
- Mentoring
- In-person
Quick Apply
RF Test Development Engineer
Celestica —Maple Grove, MN
- $118,000 - $150,000 a year
- Full-time
- 7 years
- System design
- Office
- Disability insurance
- Health insurance
ECAD Designer
Cyient —Wilson, NC
- $75,000 - $95,000 a year
- Full-time
- Background check
- 5 years
- Continuous improvement
- Health savings account
- Relocation assistance
Quick Apply
5d
Contract Technical Program Manager
Advantest —Lake Forest, CA
- $79,104.31 - $100,000.00 a year
- Temporary
- Office
- Master's degree
- Business development
Quick Apply
PCB & Substrate Layout Engineer (On-Site Preferred)
HRU Tech —Phoenix, AZ
- Contract
- Engineering
- Mentoring
- US work authorization
Quick Apply
Senior Electrical Engineer
AG Growth International Inc. —Lenexa, KS
- Laboratory experience
- Analysis skills
- US work authorization
Lead Manufacturing Test Engineer (Electrical/Electronics)
Noramtec Consultants Americas —Batesburg, SC
- $100,000 - $125,000 a year
- Full-time
- Background check
- 8 years
- Bachelor's degree
- Health savings account
- Health insurance
Quick Apply
14d

I want to receive the latest job alert for dft design engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

dft design engineer jobs near

Lead ASIC DFT Engineer

Cyient -
Remote

Quick Apply

Job Details

Full-time | Contract
From $100 an hour

Qualifications

Engineering development testing
Electronics functional testing
Integrated circuits (ICs)
Analysis skills
SoC
Digital circuit design
Product development
System architecture design
Simulation tools
Test analysis
Python
Debugging
Cross-functional communication

Full Job Description

Experience

Role Summary

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.

Key Responsibilities

Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
Act as a technical escalation point for advanced DFT and post-silicon debug issues.
Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.

Required Skills & Qualifications

Strong hands-on experience in ASIC DFT with end-to-end ownership.
Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
Experience with MBIST implementation and verification; SMS experience preferred.
Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
Proven post-silicon debug and silicon bring-up experience.
Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
Strong communication skills and the ability to work independently with minimal ramp-up.

Preferred Experience

MBIST post-silicon validation.
ATPG simulations and fault coverage debug.
DFT RTL, DFD, DFT verification, and IP-level DFT integration.
DFT SDC creation and DFT timing closure support.
Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
TCL/PERL scripting for DFT automation, reporting, and debug.
Experience working across multiple ASIC technology nodes and complex product development cycles.
Familiarity with yield learning, diagnosis, and manufacturing test optimization.

Pay: From $100.00 per hour

Work Location: Remote

Quick Apply

Refine Your Search

dft design engineer jobs

Lead ASIC DFT Engineer

Hardware Design Engineer

DFT (Design For Test) Engineer

Product Engineer - Tessent Design for Test (DFT)

New College Grad - Design Engineer, HBM DFT

DFT Design Engineer

Sr. Application Engineer - Tessent Design for Test (DFT)

Electrical Design Engineer

Field Application Engineer - Tessent Design for Test (DFT)

DFT Engineer - New College Grad

Test Engineer

Engines Manufacturing Engineer- (All Levels/All Shifts)

Hardware Test and Validation Engineer

Lead ASIC DFT Engineer

RF Test Development Engineer

ECAD Designer

Contract Technical Program Manager

PCB & Substrate Layout Engineer (On-Site Preferred)

Senior Electrical Engineer

Lead Manufacturing Test Engineer (Electrical/Electronics)

I want to receive the latest job alert for dft design engineer

Related Searches

Explore jobs in more locations

Job Seeker Tools

Employer Tools

Browse

Stay Connected