Top 52 Senior asic design engineer – processor subsystem Jobs

Principal/ Sr. Principal FPGA Design Engineer
Northrop Grumman —Rolling Meadows, IL
- $119,600 - $223,900 a year
- Overtime
- 3 years
- Analysis skills
- Doctor of Philosophy
- Paid holidays
- Disability insurance
5d
Senior ASIC Design Engineer – Processor Subsystem
E-Space —Saratoga, CA
- $150,000 - $220,000 a year
- Weekends as needed
- 7 years
- Office
- Master's degree
- Paid holidays
- Paid time off
Next-Gen, High-Speed HBM, LPDDR Memory Subsystem ASIC Digital Design Engineer
Qualcomm —San Diego, CA
- $140,000 - $210,000 a year
- Engineering
- Office
- 3 years
Senior ASIC Design Engineer, Memory Controller
NVIDIA —Santa Clara, CA
- $136,000 - $264,500 a year
- Full-time
- Hybrid work
- Bachelor of Science
- 3 years
- Analysis skills
Senior ASIC Design Verification Engineer
K2 Space —Seattle, WA
- $170,000 - $250,000 a year
- 5 years
- Bachelor of Science
- Analysis skills
- Paid parental leave
- Health insurance
5d
Sr. ASIC Design Engineer (Starshield)
SpaceX —Palo Alto, CA
- $170,000 - $235,000 a year
- Weekends as needed
- Computer science
- Computer Science
- 5 years
- Paid parental leave
- Employee stock purchase plan
Senior Design Verification Engineer (remote position)
Correct Designs —Austin, TX
- Contract
- 8 years
- Analysis skills
- In-person
- Retirement plan
Quick Apply
Senior ASIC Design Verification Engineer
ForwardEdge ASIC LLC —Saint Paul, MN
- $140,000 - $170,000 a year
- Full-time
- Master's degree
- Analysis skills
- Mentoring
- Health insurance
- 401(k)
14d
Senior Design Verification Engineer
Correct Designs —Austin, TX
- Contract
- Computer Science
- Master's degree
- 8 years
- Retirement plan
Quick Apply
Senior Design Engineer
FLC Technology Group —Santa Clara, CA
- Master's degree
- Senior level
- Electrical Engineering
Lead Senior Design Engineer – AI SoC Development
Intel —Folsom, CA
- $190,610 - $311,890 a year
- Full-time
- Hybrid work
- Computer science
- 7 years
- Computer Science
- Health insurance
Senior Formal Hardware Verification Engineer
Correct Designs —Austin, TX
- Contract
- Remote
- Computer Science
- Software troubleshooting
- Master's degree
- Retirement plan
Quick Apply
Sr. Staff ASIC Verification Engineer
Tensordyne —Sunnyvale, CA
- Remote
- Bachelor of Science
- 11+ years
- Mentoring
- Health insurance
- Dental insurance
Quick Apply
ASIC Design Verification Engineer
ForwardEdge ASIC LLC —Saint Paul, MN
- $115,000 - $135,000 a year
- Full-time
- Master's degree
- Analysis skills
- Electrical Engineering
- Health insurance
- 401(k)
14d
Senior Principal Engineer, Design Verification
Marvell —Morrisville, NC
- $184,400 - $272,950 a year
- Full-time
- Computer science
- Computer Science
- 11+ years
- Employee stock purchase plan
Senior Staff SoC Design Engineer
Marvell —Santa Clara, CA
- $134,390 - $201,300 a year
- Full-time
- Computer Science
- 3 years
- Master's degree
- Employee stock purchase plan
Senior Digital Design Engineer, IP and Methodology
Astera Labs —San Jose, CA
- $135,000 - $195,000 a year
- 3 years
- Senior level
- Electrical Engineering
Verification Engineer
Delos Data Inc —Palo Alto, CA
- $160,000 - $220,000 a year
- Full-time
- Remote
- 7 years
- Master's degree
- Analysis skills
- 401(k)
Quick Apply
Sr. Digital ASIC Engineer
Skyworks Solutions —Hillsboro, OR
- $91,200 - $177,200 a year
- Doctor of Philosophy
- Senior level
- Electrical Engineering
- Employee stock purchase plan
- Health insurance
Senior Principal Digital Design Engineer
MaxLinear, Inc. —Carlsbad, CA
- $186,000 - $228,000 a year
- Full-time
- 6 years
- Bachelor of Science
- Analysis skills
- Employee stock purchase plan
- Health insurance
8d

I want to receive the latest job alert for senior asic design engineer – processor subsystem

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

senior asic design engineer – processor subsystem jobs near

Fpga Engineer jobs in Rolling Meadows, IL

Design Verification Engineer jobs in Saint Paul, MN

Verification Engineer jobs in Sunnyvale, CA

Design Verification Engineer jobs in Seattle, WA

Senior Design Engineer jobs in Santa Clara, CA

Senior Design Engineer jobs in Folsom, CA

Senior Design Engineer jobs in San Jose, CA

Digital Designer jobs in San Diego, CA

Verification Engineer jobs in Palo Alto, CA

Senior Staff Engineer jobs in Santa Clara, CA

Senior Citizen jobs in Corona, CA

Graphic Design Intern jobs in Minneapolis, MN

Senior Design Engineer jobs in West Hartford, CT

Ai Engineer jobs in San Antonio, TX

Senior Design Engineer jobs in Smyrna, TN

Senior Design Engineer jobs in Houston, TX

Senior Design Engineer jobs in Texas

New Perspective Senior Living jobs in Franklin, WI

Graphic Design jobs in Chula Vista, CA

Senior Design Engineer jobs in Winston Salem, NC

Principal/ Sr. Principal FPGA Design Engineer

Northrop Grumman -
Rolling Meadows, IL

Apply Now

Job Details

$119,600 - $223,900 a year
5 days ago

Benefits

Paid holidays
Disability insurance
Health insurance
Paid time off

Qualifications

Digital signal processing
Engineering development testing
Verification (System development task)
Signal processing circuit design
FPGA
Electronics design
Microcontroller programming
Design engineering
FPGA circuit design

Full Job Description

RELOCATION ASSISTANCE: Relocation assistance may be available

CLEARANCE REQUIRED FOR START: No

CLEARANCE TYPE: None

TRAVEL: Yes, 10% of the Time

Description

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.

Embark on a career putting innovative, reliable, and agile products and ideas into orbit, and beyond. Northrop Grumman Space Systems has opportunities waiting for you that play a vital role in human space exploration, national defense, and scientific discovery, supporting multiple programs across the universe. With us, you’ll discover a culture of curiosity and collaboration that will have you Defining Possible from the day you start. Our space systems connect and protect millions of people on earth every day, now and for the future. Explore your future and launch your career with Northrop Grumman Space Systems today!

Our team is chartered with providing the skills, innovative technologies to develop, design, produce and sustain optimized product lines across the sector while providing a decisive advantage to the warfighter. Come be a part of our mission!

We are seeking a talented FPGA Design engineer with signal processing experience to join our growing team in Rolling Meadows, IL.

As an FPGA Design Engineer, you will join our diverse team and be responsible for research, requirements analysis and systems architecture, design, coding, test bench design, verification, synthesis and place & route for our digital signal processing products. You will be working with digital subsystem and circuit card designs that utilize the latest FPGA technologies from all major vendors and device families including Xilinx, Intel (Altera), and Microsemi (Actel) and support high speed interfaces, Radio Frequency (RF) and Electro-Optical (EO) DSP, controls, data links, embedded processing and processor interfaces. Your expertise in digital signal processing, modeling and simulation, and circuit level design and test are desired for this position.

This position will be filled as a level 3 or level 4.

Basic Qualifications

Principal FPGA Design Engineer (Level 3): Bachelors’ degree in Electrical Engineering, Computer Engineering or similar engineering discipline with a minimum 5 years (or MS and 3+ years, or a PhD) of FPGA/ASIC design experience.
Sr. Principal FPGA Design Engineer (Level 4): Bachelors’ degree in Electrical Engineering, Computer Engineering or similar engineering discipline with a minimum 8 years (or MS and 6+ years, or PhD +3 years) of FPGA/ASIC design experience.
In-depth knowledge of VHDL and/or Verilog
- Proficiency in High level synthesis (Xilinx Vivado HLS AND/OR Mentor Catapult HLS) with C++
Expertise achieving timing closure on dense FPGA designs
Working knowledge of DSP structures and techniques
Proficient in Python, C or other scripting languages
Extensive experience generating test benches
Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place and route, static timing analysis, and power analysis
Experience with FPGA simulation tools to verify performance of complex RTL blocks
Experience with Xilinx or Intel/Altera FPGA architectures and design tools
Soft skills to include: Adaptive, creative, collaborative, comfortable working independently, enjoys solving difficult problems while communicating with all levels of an organization internally and externally
Must be a US Citizen with ability to obtain and maintain Top Secret security clearance with SCI

Preferred Qualifications:

Current or Active Top Secret with SCI/SAP security clearance
Extensive experience implementing Digital Signal or Image Processing algorithms on FPGAs
Extensive experience with high-speed interfaces: Ex. AXI, PCIe, Xilinx Aurora, JESD, 10G Ethernet, etc.
Working knowledge of SDR platforms and architectures
Extensive experience developing FPGA algorithms for SoC based architectures
Experience developing FPGA/SW interfaces and controls
Experience developing and prototyping in MATLAB/Simulink
Experience debugging down to the hardware level & experience using Signal Generators, Logic Analyzers, Digital Oscilloscopes and Embedded FPGA
Debugging tools.
Experience and knowledge developing requirements for FPGA-based products
Experience with Electronic Design Automation (EDA) Tools: Mentor Graphics ModelSim/QuestaSim, Synplify, Xilinx ISE/ Vivado, Intel Quartus, Altera SOPC Builder, Altera Qsys, DSP Builder.
Experience working with or developing test benches using SystemVerilog and Universal Verification Methodology (UVM)
- Familiarity with revision control, documentation, planning, and review systems similar to GIT/SVN/ClearCase, DOORS, Jira/Rally/ClearQuest

Primary Level Salary Range: $119,600.00 - $179,400.00

Secondary Level Salary Range: $149,300.00 - $223,900.00

The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions.

Depending on the position, employees may be eligible for overtime, shift differential, and a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.

The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates.

Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO and pay transparency statement, please visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.

Apply Now

Refine Your Search

senior asic design engineer – processor subsystem jobs

Principal/ Sr. Principal FPGA Design Engineer

Senior ASIC Design Engineer – Processor Subsystem

Next-Gen, High-Speed HBM, LPDDR Memory Subsystem ASIC Digital Design Engineer

Senior ASIC Design Engineer, Memory Controller

Senior ASIC Design Verification Engineer

Sr. ASIC Design Engineer (Starshield)

Senior Design Verification Engineer (remote position)

Senior ASIC Design Verification Engineer

Senior Design Verification Engineer

Senior Design Engineer

Lead Senior Design Engineer – AI SoC Development

Senior Formal Hardware Verification Engineer

Sr. Staff ASIC Verification Engineer

ASIC Design Verification Engineer

Senior Principal Engineer, Design Verification

Senior Staff SoC Design Engineer

Senior Digital Design Engineer, IP and Methodology

Verification Engineer

Sr. Digital ASIC Engineer

Senior Principal Digital Design Engineer

I want to receive the latest job alert for senior asic design engineer – processor subsystem

Explore jobs in more locations

Description

Job Seeker Tools

Employer Tools

Browse

Stay Connected